LLVM/project 576387d. .git-blame-ignore-revs, .ci monolithic-windows.sh monolithic-linux.sh

[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.4

[skip ci]
DeltaFile
+0-4,967llvm/test/CodeGen/NVPTX/load-store.ll
+3,267-0llvm/test/CodeGen/NVPTX/load-store-vectors.ll
+3,206-0llvm/test/CodeGen/NVPTX/load-store-scalars.ll
+1,366-1,364llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop1.txt
+1,307-1,337llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-7.ll
+1,248-1,285llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-8.ll
+1,136-1,131llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3_from_vop1.txt
+1,118-1,117llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_from_vop1.txt
+1,009-994llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop1_dpp16.txt
+936-935llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop1_dpp16.txt
+913-912llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp16_from_vop1.txt
+1,104-697llvm/lib/Target/NVPTX/NVPTXIntrinsics.td
+864-863llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3_from_vop1_dpp16.txt
+811-879llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-8.ll
+689-947llvm/test/CodeGen/AMDGPU/integer-mad-patterns.ll
+217-1,287llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
+899-534llvm/test/MC/AMDGPU/gfx11_asm_vop3_dpp16.s
+20-1,409llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp
+1,158-240llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp16.txt
+1,101-249llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3.txt
+1,190-149llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3_dpp16.txt
+1,086-222llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp8.txt
+1,118-131llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3_dpp8.txt
+1,246-0flang/include/flang/Lower/DirectivesCommon.h
+0-1,230flang/lib/Lower/DirectivesCommon.h
+671-494llvm/test/MC/AMDGPU/gfx12_asm_vop3_dpp16.s
+680-431llvm/test/MC/AMDGPU/gfx11_asm_vop3.s
+696-388llvm/test/MC/AMDGPU/gfx11_asm_vop3_dpp8.s
+860-137llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3.txt
+491-457llvm/lib/Analysis/DXILResource.cpp
+474-474llvm/lib/Target/NVPTX/NVPTXInstrInfo.td
+898-0llvm/lib/Transforms/Instrumentation/TypeSanitizer.cpp
+533-356llvm/test/MC/AMDGPU/gfx12_asm_vop3_dpp8.s
+506-365llvm/test/MC/AMDGPU/gfx12_asm_vop3.s
+7-769llvm/lib/ExecutionEngine/Orc/ObjectLinkingLayer.cpp
+681-24llvm/test/CodeGen/AArch64/vecreduce-bool.ll
+681-0llvm/lib/ExecutionEngine/Orc/LinkGraphLinkingLayer.cpp
+274-383llvm/lib/Target/RISCV/RISCVFeatures.td
+370-272flang/lib/Evaluate/fold-integer.cpp
+351-187llvm/include/llvm/Analysis/DXILResource.h
+242-241llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp8_from_vop1.txt
+205-260llvm/test/CodeGen/RISCV/rvv/vpscatter-sdnode.ll
+282-183llvm/unittests/Analysis/DXILResourceTest.cpp
+232-231llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3_from_vop1_dpp8.txt
+254-197mlir/lib/Dialect/SCF/Transforms/TileUsingInterface.cpp
+205-246llvm/test/CodeGen/RISCV/rvv/vpgather-sdnode.ll
+0-446llvm/unittests/IR/DroppedVariableStatsTest.cpp
+350-84libc/docs/headers/stdio.rst
+431-0llvm/unittests/IR/DroppedVariableStatsIRTest.cpp
+15-401lld/MachO/BPSectionOrderer.cpp
+283-126flang/lib/Optimizer/Builder/IntrinsicCall.cpp
+192-192llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop1_dpp8.txt
+380-2llvm/test/CodeGen/RISCV/GlobalISel/fp128.ll
+382-0llvm/test/CodeGen/RISCV/rvv/vl-opt-op-info.mir
+225-150llvm/test/MC/AMDGPU/gfx11_asm_vop2.s
+374-0lld/Common/BPSectionOrdererBase.cpp
+176-190llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop1_dpp8.txt
+49-317clang/lib/CodeGen/CGOpenMPRuntime.cpp
+0-357llvm/lib/Target/NVPTX/NVPTXISelLowering.h
+346-0compiler-rt/lib/tysan/tysan.cpp
+195-150llvm/test/MC/AMDGPU/gfx11_asm_vop3_from_vop2.s
+343-0llvm/test/CodeGen/DirectX/vector_reduce_add.ll
+341-0llvm/test/CodeGen/AMDGPU/amdgpu-simplify-libcall-image-function-signatures.ll
+200-140llvm/test/MC/AMDGPU/gfx11_asm_vop3_dpp16_from_vop2.s
+154-184llvm/utils/TableGen/GlobalISelEmitter.cpp
+185-140llvm/test/MC/AMDGPU/gfx11_asm_vop2_dpp16.s
+316-0clang/test/CodeGen/AArch64/fp8-intrinsics/acle_sme2_fp8_mla.c
+224-90llvm/test/MC/AMDGPU/gfx11_asm_vop2_t16_promote.s
+68-244llvm/test/CodeGen/RISCV/GlobalISel/ucmp.ll
+305-0llvm/test/Transforms/ConstraintElimination/transfer-samesign-facts.ll
+300-0llvm/test/Instrumentation/TypeSanitizer/anon.ll
+294-0libcxx/include/__locale_dir/support/windows.h
+145-145llvm/test/CodeGen/X86/vector-replicaton-i1-mask.ll
+289-0llvm/test/CodeGen/AArch64/sme2-fp8-intrinsics-mla.ll
+289-0llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp
+206-72llvm/test/MC/AMDGPU/gfx11_asm_vop2_t16_err.s
+140-138mlir/test/Dialect/Linalg/vectorize-tensor-extract.mlir
+277-0llvm/test/Transforms/VectorCombine/X86/shuffle-of-cmps.ll
+271-0llvm/test/CodeGen/RISCV/features-info.ll
+250-0compiler-rt/lib/tysan/tysan_interceptors.cpp
+52-187llvm/test/CodeGen/RISCV/GlobalISel/scmp.ll
+217-18llvm/test/CodeGen/NVPTX/ldg-invariant.ll
+0-235libcxx/include/__locale_dir/locale_base_api/win32.h
+119-109lld/COFF/InputFiles.cpp
+132-96llvm/test/MC/AMDGPU/gfx12_asm_vop3_from_vop2_dpp16.s
+226-0libc/utils/docgen/stdio.yaml
+170-56llvm/lib/Target/AArch64/SMEInstrFormats.td
+100-126flang/test/HLFIR/simplify-hlfir-intrinsics-sum.fir
+224-0llvm/include/llvm/Passes/DroppedVariableStats.h
+220-0llvm/test/Transforms/LoopVectorize/epilog-iv-select-cmp.ll
+219-0llvm/test/CodeGen/RISCV/atomic-load-store.ll
+104-115libcxxabi/test/test_demangle.pass.cpp
+126-90llvm/test/MC/AMDGPU/gfx12_asm_vop2.s
+214-0llvm/test/Instrumentation/TypeSanitizer/basic.ll
+214-0flang/runtime/reduce.cpp
+62-149llvm/test/CodeGen/AArch64/ucmp.ll
+133-77libcxx/src/support/win32/locale_win32.cpp
+117-90llvm/test/MC/AMDGPU/gfx12_asm_vop3_from_vop2.s
+59-146llvm/test/CodeGen/AArch64/scmp.ll
+201-0llvm/include/llvm/ExecutionEngine/Orc/LinkGraphLinkingLayer.h
+84-116llvm/test/CodeGen/RISCV/llvm.frexp.ll
+132-64flang/lib/Evaluate/intrinsics.cpp
+194-0llvm/lib/Passes/DroppedVariableStats.cpp
+192-0llvm/lib/Target/DirectX/DXILResourceAccess.cpp
+191-0flang/lib/Optimizer/Builder/Runtime/Reduction.cpp
+85-105llvm/lib/Transforms/Vectorize/VPlan.h
+53-135llvm/test/Transforms/VectorCombine/X86/concat-boolmasks.ll
+102-84llvm/test/MC/AMDGPU/gfx12_asm_vop2_dpp16.s
+182-2llvm/test/CodeGen/AMDGPU/dynamic_stackalloc.ll
+181-0mlir/test/Integration/Dialect/Linalg/CPU/ArmSVE/pack-scalable-inner-tile.mlir
+180-0llvm/test/Instrumentation/TypeSanitizer/sanitize-no-tbaa.ll
+2-176llvm/lib/Passes/StandardInstrumentations.cpp
+129-48llvm/test/MC/AMDGPU/gfx12_asm_vop2_t16_err.s
+129-48llvm/test/MC/AMDGPU/gfx12_asm_vop2_t16_promote.s
+167-7clang/test/CodeGen/AArch64/sme2-intrinsics/acle_sme2_fp8_fdot.c
+118-52llvm/test/CodeGen/AMDGPU/GlobalISel/xnor.ll
+163-6flang/lib/Optimizer/OpenMP/MapInfoFinalization.cpp
+78-86libc/shared/rpc.h
+15-149llvm/include/llvm/ExecutionEngine/Orc/ObjectLinkingLayer.h
+162-0llvm/test/CodeGen/X86/llvm.sincos.ll
+157-0llvm/test/tools/llvm-dwarfdump/X86/verify_no_overlap_error_icf.yaml
+0-155llvm/lib/Target/AArch64/AArch64GlobalsTagging.cpp
+107-48flang/lib/Semantics/expression.cpp
+77-74clang/lib/Driver/SanitizerArgs.cpp
+85-65lld/COFF/Driver.cpp
+122-28flang/lib/Optimizer/CodeGen/Target.cpp
+141-8clang/lib/Sema/SemaOpenACC.cpp
+149-0llvm/unittests/IR/VectorTypeUtilsTest.cpp
+59-89flang/lib/Optimizer/HLFIR/Transforms/SimplifyHLFIRIntrinsics.cpp
+72-76llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll
+148-0bolt/test/X86/icf-safe-icp.test
+147-0compiler-rt/test/tysan/lit.cfg.py
+54-90clang/test/OpenMP/target_map_nest_defalut_mapper_codegen.cpp
+71-73clang/lib/AST/ByteCode/Interp.h
+144-0lld/test/ELF/aarch64-got-relocations-pauth.s
+114-29clang/test/Driver/sanitizer-ld.c
+58-84flang/test/HLFIR/simplify-hlfir-intrinsics-cshift.fir
+63-78llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
+100-40llvm/test/MC/AMDGPU/gfx11_asm_vop3_dpp8_from_vop2.s
+136-0clang-tools-extra/test/clang-doc/builtin_types.cpp
+69-67llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
+92-41llvm/lib/Transforms/Vectorize/LoopVectorize.cpp
+132-0flang/runtime/extrema.cpp
+131-0libc/test/src/complex/CprojTest.h
+79-51llvm/lib/Target/X86/X86ISelLowering.cpp
+129-0llvm/test/Transforms/ConstraintElimination/sub-nsw.ll
+104-25llvm/include/llvm/IR/IntrinsicsAArch64.td
+73-54llvm/lib/Transforms/Utils/CloneFunction.cpp
+108-19flang/lib/Lower/ConvertExpr.cpp
+50-75llvm/tools/llvm-cov/SourceCoverageViewHTML.cpp
+124-1lld/MachO/BPSectionOrderer.h
+45-78llvm/test/CodeGen/RISCV/GlobalISel/rv64zbb.ll
+81-40llvm/test/CodeGen/NVPTX/texsurf-queries.ll
+121-0llvm/test/Transforms/LoopVectorize/RISCV/type-info-cache-evl-crash.ll
+121-0flang/docs/Unsigned.md
+60-60llvm/test/Transforms/LoopVectorize/induction.ll
+120-0llvm/test/Analysis/LoopAccessAnalysis/nusw-predicates.ll
+120-0flang/test/Evaluate/fold-unsigned.f90
+84-36llvm/test/CodeGen/AArch64/selectopt-cast.ll
+113-5flang/lib/Optimizer/CodeGen/CodeGen.cpp
+107-11flang/lib/Evaluate/tools.cpp
+75-43llvm/lib/Analysis/ScalarEvolution.cpp
+71-46clang/lib/Sema/SemaStmt.cpp
+0-112libcxx/test/std/utilities/meta/derived_from_integral_constant.compile.pass.cpp
+112-0llvm/test/CodeGen/AArch64/sme2-intrinsics-fp8-fdot.ll
+32-80libc/docs/gpu/rpc.rst
+74-38llvm/test/MC/AMDGPU/gfx12_asm_vop3_from_vop2_dpp8.s
+111-0clang/test/Modules/friend-inline-function-body.cpp
+110-0llvm/include/llvm/ExecutionEngine/Orc/LinkGraphLayer.h
+110-0clang/test/Headers/crash-instantiated-in-scope-cxx-modules4.cpp
+109-0llvm/unittests/Transforms/Vectorize/SandboxVectorizer/IntervalTest.cpp
+59-50llvm/lib/Target/RISCV/RISCVSchedule.td
+105-2bolt/lib/Passes/IdenticalCodeFolding.cpp
+102-5lld/test/COFF/linkrepro.test
+75-30llvm/test/MC/AMDGPU/gfx11_asm_vop2_dpp8.s
+56-49libc/shared/rpc_util.h
+105-0lldb/unittests/Core/ProgressReportTest.cpp
+105-0llvm/lib/ExecutionEngine/Orc/LinkGraphLayer.cpp
+105-0mlir/test/IR/print-use-nameloc-as-prefix.mlir
+40-65libcxx/src/include/overridable_function.h
+49-55llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp
+55-49llvm/test/CodeGen/AMDGPU/group-image-instructions.ll
+39-65llvm/test/CodeGen/RISCV/rvv/vl-opt-instrs.ll
+104-0llvm/test/Instrumentation/TypeSanitizer/basic-nosan.ll
+103-0llvm/test/CodeGen/DirectX/ResourceAccess/store_typedbuffer.ll
+60-42llvm/test/CodeGen/AArch64/dup.ll
+96-5llvm/test/Transforms/LoopVectorize/AArch64/simple_early_exit.ll
+101-0llvm/test/Instrumentation/TypeSanitizer/byval.ll
+101-0llvm/lib/Target/Xtensa/XtensaInstrInfo.td
+53-48llvm/lib/Target/AArch64/AArch64SMEInstrInfo.td
+52-48bolt/tools/merge-fdata/merge-fdata.cpp
+98-0bolt/test/X86/icf-safe-test1.test
+98-0clang/test/CodeGenCXX/matrix-vector-bit-int.cpp
+97-1llvm/lib/Target/SPIRV/SPIRVEmitIntrinsics.cpp
+25-72llvm/test/MC/ELF/relocation.s
+80-17clang/include/clang/AST/OpenACCClause.h
+95-0bolt/test/X86/icf-safe-test2GlobalConstPtrNoPic.test
+95-0llvm/include/llvm/Analysis/ScalarEvolutionPatternMatch.h
+46-48compiler-rt/lib/builtins/aarch64/sme-libc-mem-routines.S
+94-0llvm/include/llvm/IR/VectorTypeUtils.h
+93-0flang/include/flang/Runtime/reduction.h
+87-6mlir/unittests/Target/LLVM/SerializeNVVMTarget.cpp
+93-0compiler-rt/lib/tysan/tysan_platform.h
+60-33llvm/lib/Analysis/ValueTracking.cpp
+65-28llvm/lib/CodeGen/RegAllocFast.cpp
+83-9clang/test/Analysis/Checkers/WebKit/uncounted-lambda-captures.cpp
+58-34llvm/test/CodeGen/NVPTX/tex-read-cuda.ll
+44-48llvm/test/CodeGen/X86/oddshuffles.ll
+91-0llvm/test/Transforms/LoopVectorize/single_early_exit_with_outer_loop.ll
+91-0compiler-rt/test/sanitizer_common/TestCases/Linux/dn_expand.cpp
+0-91compiler-rt/test/msan/Linux/dn_expand.cpp
+45-46llvm/docs/Security.rst
+30-60llvm/test/CodeGen/RISCV/rvv/vwsll-vp.ll
+90-0llvm/test/CodeGen/AMDGPU/remove-not-short-exec-branch-on-unconditional-jump.mir
+83-6llvm/test/Transforms/InstCombine/select.ll
+68-21llvm/lib/Target/AMDGPU/AMDGPULibFunc.cpp
+89-0flang/include/flang/Optimizer/Builder/Runtime/RTBuilder.h
+21-67llvm/include/llvm/CodeGenTypes/LowLevelType.h
+42-46clang/test/SemaOpenACC/data-construct.cpp
+42-44llvm/test/CodeGen/NVPTX/LoadStoreVectorizer.ll
+84-1llvm/unittests/IR/VFABIDemanglerTest.cpp
+85-0clang/test/CodeGen/sanitize-type-attr.cpp
+35-50llvm/lib/IR/LLVMContext.cpp
+84-0llvm/test/Transforms/LoopVectorize/RISCV/truncate-to-minimal-bitwidth-evl-crash.ll
+79-5flang/lib/Lower/ConvertExprToHLFIR.cpp
+84-0libc/src/math/generic/cosf16.cpp
+28-56llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-merge-values.mir
+83-0offload/test/offloading/fortran/explicit-and-implicit-record-field-mapping.f90
+83-0flang/include/flang/Runtime/reduce.h
+52-30lldb/source/Core/Progress.cpp
+81-1llvm/test/Transforms/LoopVectorize/X86/drop-poison-generating-flags.ll
+72-10llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
+73-8llvm/lib/Target/Xtensa/Disassembler/XtensaDisassembler.cpp
+48-33llvm/lib/Target/DirectX/DXILPrettyPrinter.cpp
+41-40llvm/lib/Target/AMDGPU/VOP3Instructions.td
+81-0compiler-rt/lib/orc/sysv_reenter.x86-64.S
+36-44mlir/test/Conversion/VectorToLLVM/vector-xfer-to-llvm.mlir
+74-6llvm/test/Transforms/PGOProfile/memprof_match_hot_cold_new_calls.ll
+40-40llvm/test/CodeGen/AArch64/vector-extract-last-active.ll
+80-0clang/test/CodeGen/AArch64/sme2-intrinsics/acle_sme2_fp8_fvdot.c
+64-16llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+80-0lld/include/lld/Common/BPSectionOrdererBase.h
+2-78llvm/include/llvm/Passes/StandardInstrumentations.h
+24-54llvm/test/CodeGen/AMDGPU/gfx12_scalar_subword_loads.ll
+56-22mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp
+78-0compiler-rt/lib/sanitizer_common/sanitizer_common_interceptors.inc
+78-0compiler-rt/lib/tysan/tysan.h
+78-0clang/test/CodeGenOpenCL/opencl_types.cl
+77-0llvm/test/CodeGen/X86/stackmap-undef-operand-anyregcc.mir
+52-25llvm/lib/Transforms/Vectorize/VectorCombine.cpp
+77-0llvm/test/Instrumentation/TypeSanitizer/memintrinsics.ll
+60-17llvm/lib/Target/RISCV/RISCVVLOptimizer.cpp
+77-0llvm/test/Instrumentation/TypeSanitizer/globals.ll
+77-0flang/test/Semantics/unsigned-errors.f90
+30-47llvm/unittests/ProfileData/MemProfTest.cpp
+46-30libc/src/__support/CPP/atomic.h
+0-76compiler-rt/lib/msan/msan_interceptors.cpp
+66-9clang/lib/CodeGen/SanitizerMetadata.cpp
+74-0llvm/unittests/ExecutionEngine/Orc/LazyCallThroughAndReexportsTest.cpp
+74-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_float_controls2/exec_mode_float_control_intel.ll
+74-0llvm/unittests/DebugInfo/LogicalView/CodeViewReaderTest.cpp
+74-0clang/test/Sema/tautological-pointer-comparison.c
+73-0flang/test/Fir/struct-passing-aarch64-byval.fir
+60-13llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
+73-0llvm/test/CodeGen/AArch64/ptrauth-sign-personality.ll
+72-0flang/include/flang/Runtime/matmul-instances.inc
+67-5llvm/test/CodeGen/NVPTX/i16x2-instructions.ll
+36-36llvm/test/CodeGen/NVPTX/sm-version.ll
+71-0llvm/test/Instrumentation/TypeSanitizer/access-with-offset.ll
+55-15llvm/lib/ExecutionEngine/Orc/LazyReexports.cpp
+48-21clang/lib/AST/ByteCode/InterpBuiltin.cpp
+64-5libc/src/complex/generic/CMakeLists.txt
+69-0.github/workflows/premerge.yaml
+67-2mlir/test/Dialect/Transform/test-interpreter.mlir
+60-9bolt/include/bolt/Passes/IdenticalCodeFolding.h
+69-0libc/hdr/unistd_overlay.h
+54-14lld/ELF/Relocations.cpp
+56-12mlir/lib/Target/LLVM/NVVM/Target.cpp
+68-0llvm/test/MC/Xtensa/code_density.s
+53-14llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
+55-12clang/lib/Sema/SemaExprMember.cpp
+45-22llvm/lib/Target/DirectX/DXILOpLowering.cpp
+65-0compiler-rt/test/tysan/basic.c
+18-47lldb/source/Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp
+65-0clang/test/SemaOpenACC/data-construct-use_device-clause.c
+28-37llvm/tools/llvm-cov/SourceCoverageViewText.cpp
+65-0utils/bazel/llvm-project-overlay/libc/BUILD.bazel
+64-0llvm/test/Transforms/LoopVersioning/crash-36998.ll
+64-0llvm/test/MC/Disassembler/Xtensa/code_density.txt
+64-0compiler-rt/lib/tysan/CMakeLists.txt
+52-12mlir/lib/Dialect/Transform/IR/TransformOps.cpp
+64-0flang/test/HLFIR/order_assignments/forall-issue120190.fir
+39-25mlir/lib/Pass/PassRegistry.cpp
+64-0bolt/test/X86/icf-safe-process-rela-data.test
+63-0llvm/test/CodeGen/AMDGPU/ran-out-of-registers-errors.ll
+47-16flang/runtime/random.cpp
+21-42llvm/test/CodeGen/RISCV/rvv/setcc-int-vp.ll
+63-0flang/test/Transforms/omp-map-info-finalization-implicit-field.fir
+48-14llvm/lib/CodeGen/RegAllocBase.cpp
+62-0mlir/test/Conversion/ArithToLLVM/arith-to-llvm.mlir
+62-0llvm/test/CodeGen/AArch64/sve-load-store-strict-align.ll
+13-49bolt/test/X86/dwarf5-debug-names-gnu-push-tls-address.s
+62-0llvm/test/MC/Disassembler/X86/hex-bytes.txt
+62-0llvm/lib/DebugInfo/GSYM/DwarfTransformer.cpp
+56-5lldb/source/Plugins/ObjectFile/XCOFF/ObjectFileXCOFF.cpp
+61-0llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h
+60-0libc/test/src/complex/CMakeLists.txt
+59-0llvm/test/TableGen/initialized.td
+51-8llvm/lib/Target/RISCV/RISCVInstrInfoA.td
+44-15llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+36-22flang/runtime/reduction.cpp
+56-2flang/lib/Evaluate/fold-implementation.h
+23-35llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-load.ll
+51-7llvm/test/CodeGen/AMDGPU/GlobalISel/dynamic-alloca-divergent.ll
+58-0clang/test/SemaOpenACC/data-construct-delete-ast.cpp
+58-0clang/test/SemaOpenACC/data-construct-use_device-ast.cpp
+26-32flang/test/HLFIR/simplify-hlfir-intrinsics.fir
+45-12clang-tools-extra/clangd/unittests/DumpASTTests.cpp
+39-18mlir/include/mlir/Dialect/SCF/Transforms/TileUsingInterface.h
+34-23llvm/test/CodeGen/NVPTX/surf-read-cuda.ll
+56-0llvm/test/Transforms/InstCombine/minmax-fold.ll
+56-0clang/test/Sema/aarch64-fp8-intrinsics/acle_sme2_fp8_mla.c
+50-6clang/lib/Tooling/Inclusions/Stdlib/StdSymbolMap.inc
+45-11mlir/lib/Target/LLVM/ModuleToObject.cpp
+55-0clang/test/Driver/unknown-arg-drivermodes.test
+55-0clang/include/clang/Basic/arm_sme.td
+53-2llvm/lib/Target/Xtensa/MCTargetDesc/XtensaMCCodeEmitter.cpp
+22-32llvm/test/CodeGen/NVPTX/bf16-instructions.ll
+20-34libc/test/include/stdbit_stub.h
+54-0llvm/lib/IR/VectorTypeUtils.cpp
+0-54libc/test/src/__support/freelist_malloc_test.cpp
+27-27llvm/test/CodeGen/RISCV/rvv/narrow-shift-extend.ll
+34-20llvm/lib/Transforms/Scalar/ConstraintElimination.cpp
+36-18llvm/test/MC/AMDGPU/gfx12_asm_vop2_dpp8.s
+20-33libc/docs/index.rst
+12-41llvm/test/CodeGen/AArch64/GlobalISel/legalize-threeway-cmp.mir
+23-30llvm/test/CodeGen/AMDGPU/llvm.ldexp.ll
+41-12flang/lib/Optimizer/Dialect/FIRType.cpp
+26-26llvm/test/Transforms/LoopVectorize/no_outside_user.ll
+1-51libcxx/test/libcxx/transitive_includes/cxx23.csv
+52-0offload/test/offloading/fortran/implicit-record-field-mapping.f90
+31-20llvm/lib/Target/DirectX/DXILTranslateMetadata.cpp
+51-0compiler-rt/test/tysan/struct-offset-multiple-compilation-units.cpp
+51-0clang/test/SemaOpenACC/data-construct-delete-clause.c
+0-51libcxx/test/libcxx/transitive_includes/cxx26.csv
+25-26llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR345.td
+27-24clang/lib/AST/StmtProfile.cpp
+5-46llvm/lib/CodeGen/MachinePipeliner.cpp
+50-0llvm/test/CodeGen/AArch64/sme2-intrinsics-fp8-fvdot.ll
+50-0clang/lib/Sema/SemaExpr.cpp
+36-14clang/lib/Sema/TreeTransform.h
+43-7lld/test/COFF/start-lib.ll
+37-13llvm/lib/Target/SPIRV/SPIRVGlobalRegistry.cpp
+50-0libc/src/stdlib/baremetal/CMakeLists.txt
+49-0llvm/test/Instrumentation/TypeSanitizer/alloca-only.ll
+46-3llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
+22-27llvm/test/CodeGen/X86/vector-fshr-sub128.ll
+33-16lldb/source/Host/common/Editline.cpp
+48-0clang/test/CXX/dcl.dcl/dcl.attr/dcl.attr.nodiscard/p2.cpp
+48-0llvm/test/CodeGen/DirectX/Metadata/resource-symbols.ll
+4-44clang/test/OpenMP/declare_mapper_codegen.cpp
+31-16clang/test/AST/ByteCode/shifts.cpp
+47-0llvm/unittests/DebugInfo/LogicalView/Inputs/README.md
+39-8flang/include/flang/Evaluate/expression.h
+47-0llvm/lib/Target/RISCV/RISCVInstrInfoZalasr.td
+18-28llvm/test/CodeGen/RISCV/GlobalISel/float-intrinsics.ll
+42-3mlir/lib/IR/AsmPrinter.cpp
+12-33llvm/test/CodeGen/X86/llvm.frexp.ll
+45-0compiler-rt/test/tysan/char-memcpy.c
+22-23libcxx/include/wchar.h
+38-6llvm/test/Transforms/LoopVectorize/single_early_exit_live_outs.ll
+44-0llvm/test/CodeGen/SPIRV/llvm-intrinsics/constrained-arithmetic.ll
+44-0compiler-rt/test/tysan/violation-pr62828.cpp
+37-6llvm/lib/Target/DirectX/DXILIntrinsicExpansion.cpp
+34-9llvm/test/Transforms/LoopVectorize/preserve-dbg-loc-and-loop-metadata.ll
+43-0flang/runtime/product.cpp
+21-21llvm/test/Transforms/LoopVectorize/X86/masked_load_store.ll
+42-0llvm/test/CodeGen/AMDGPU/sgpr-spill-partially-undef.mir
+18-24llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-icmp-rv64.mir
+17-25llvm/test/CodeGen/NVPTX/fma-relu-instruction-flag.ll
+21-21llvm/test/Transforms/SLPVectorizer/X86/revectorized_rdx_crash.ll
+42-0compiler-rt/test/sanitizer_common/TestCases/Linux/b64.cpp
+39-3clang/test/SemaCXX/ms-property.cpp
+26-16llvm/test/CodeGen/NVPTX/surf-write-cuda.ll
+42-0llvm/test/MC/ARM/idiv-2op.s
+0-42libc/src/stdlib/freelist_malloc.cpp
+23-18clang/lib/Sema/SemaType.cpp
+41-0compiler-rt/test/tysan/anon-ns.cpp
+27-14llvm/test/CodeGen/X86/vec_shift6.ll
+41-0llvm/test/CodeGen/AMDGPU/amdgpu-simplify-libcall-ldexp.ll
+37-4llvm/test/CodeGen/AArch64/aarch64-dup-ext.ll
+41-0compiler-rt/test/tysan/violation-pr47137.c
+40-0mlir/lib/Target/LLVM/CMakeLists.txt
+40-0libc/test/src/math/cosf16_test.cpp
+20-20clang/test/Driver/print-supported-extensions-riscv.c
+40-0compiler-rt/test/tysan/violation-pr68655.cpp
+30-10flang/include/flang/Evaluate/type.h
+20-20llvm/test/Transforms/SLPVectorizer/X86/undef_vect.ll
+20-20llvm/test/Transforms/LoopVectorize/AArch64/scalable-fp-ext-trunc-illegal-type.ll
+39-0compiler-rt/test/tysan/struct.c
+39-0llvm/test/Instrumentation/TypeSanitizer/nosanitize.ll
+31-8flang/lib/Optimizer/CodeGen/TargetRewrite.cpp
+19-20llvm/test/Transforms/LoopVectorize/AArch64/outer_loop_prefer_scalable.ll
+39-0libc/src/unistd/linux/CMakeLists.txt
+26-13lldb/include/lldb/Core/Progress.h
+19-19llvm/test/Transforms/PhaseOrdering/AArch64/matrix-extract-insert.ll
+19-19llvm/test/Transforms/LoopVectorize/X86/small-size.ll
+19-19llvm/test/CodeGen/SPARC/LeonCASAInstructionUT.ll
+19-19llvm/utils/extract_symbols.py
+6-32llvm/lib/CodeGen/MachineVerifier.cpp
+38-0llvm/include/llvm/Transforms/Instrumentation/TypeSanitizer.h
+37-1llvm/test/Transforms/LoopVectorize/early_exit_legality.ll
+28-10flang/runtime/descriptor-io.h
+37-1clang/lib/AST/OpenACCClause.cpp
+28-10llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
+10-28libc/src/stdlib/CMakeLists.txt
+38-0lld/test/COFF/arm64x-symtab.s
+37-0llvm/test/MC/X86/elf-reloc-tls.s
+18-19libcxx/include/stdlib.h
+10-27clang/lib/CodeGen/CGDebugInfo.cpp
+20-17llvm/lib/Analysis/MemoryProfileInfo.cpp
+24-12llvm/unittests/Transforms/Vectorize/VPlanTest.cpp
+24-12llvm/tools/llvm-mc/Disassembler.cpp
+3-33llvm/lib/Target/SPIRV/SPIRVPreLegalizer.cpp
+18-18llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-bin-unary-ops-args.ll
+35-1flang/test/Semantics/cuf09.cuf
+14-22llvm/test/CodeGen/RISCV/GlobalISel/double-fcmp.ll
+24-12llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
+18-18mlir/test/Dialect/SPIRV/Transforms/abi-load-store.mlir
+1-34libc/docs/gpu/using.rst
+20-15flang/lib/Lower/IO.cpp
+35-0llvm/test/CodeGen/DirectX/ResourceAccess/load_typedbuffer.ll
+16-19clang/lib/Serialization/ASTReader.cpp
+0-35lldb/unittests/SymbolFile/DWARF/DWARFUnitTest.cpp
+35-0compiler-rt/lib/tysan/lit.cfg
+35-0llvm/test/Instrumentation/TypeSanitizer/invalid-metadata.ll
+34-0llvm/test/Transforms/SLPVectorizer/X86/minbw-node-used-twice.ll
+34-0llvm/test/CodeGen/AMDGPU/vgpr-spill.mir
+22-12clang/lib/Serialization/ASTWriter.cpp
+34-0lldb/test/API/terminal/TestEditlineCompletions.py
+34-0llvm/test/CodeGen/AMDGPU/spill-agpr-partially-undef.mir
+21-13mlir/lib/Dialect/GPU/IR/GPUDialect.cpp
+34-0llvm/test/CodeGen/AArch64/sincos-stack-slots.ll
+34-0compiler-rt/test/tysan/violation-pr51837.c
+34-0clang/test/Sema/aarch64-fp8-intrinsics/acle_sme2_fp8_imm.c
+28-6clang/lib/Sema/SemaTemplateInstantiateDecl.cpp
+17-17llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-call-intrinsics.ll
+29-4clang/lib/StaticAnalyzer/Checkers/WebKit/UncountedLambdaCapturesChecker.cpp
+33-0clang/test/CodeGenCXX/matrix-type.cpp
+19-14llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
+33-0flang/runtime/sum.cpp
+33-0libc/test/src/math/smoke/cosf16_test.cpp
+18-15llvm/lib/TargetParser/Triple.cpp
+16-17libcxx/include/stdio.h
+0-33libcxx/src/support/win32/support.cpp
+33-0llvm/test/CodeGen/AMDGPU/ran-out-of-registers-error-all-regs-reserved.ll
+16-17clang/test/ParserOpenACC/parse-clauses.c
+32-0libc/hdrgen/yaml/complex.yaml
+16-16llvm/test/Transforms/LoopVectorize/AArch64/induction-costs-sve.ll
+19-13mlir/lib/Dialect/SPIRV/Transforms/LowerABIAttributesPass.cpp
+32-0bolt/test/AArch64/long-jmp-one-stub.s
+32-0compiler-rt/test/tysan/CMakeLists.txt
+19-13clang/include/clang/Driver/Options.td
+16-16llvm/test/CodeGen/AVR/features/xmega_io.ll
+32-0compiler-rt/test/tysan/violation-pr45282.c
+10-22llvm/test/CodeGen/PowerPC/f128-arith.ll
+32-0flang/test/Lower/reallocate-lhs.f90
+32-0clang/test/Sema/aarch64-sme2-intrinsics/acle_sme2_fp8_fvdot.c
+31-0llvm/test/CodeGen/X86/pr120093.ll
+31-0llvm/test/CodeGen/AArch64/sve-unaligned-load-store-strict-align.ll
+29-2llvm/lib/Target/LoongArch/LoongArchOptWInstrs.cpp
+31-0clang/test/SemaCXX/matrix-types-pseudo-destructor.cpp
+9-22llvm/lib/Target/SPIRV/SPIRVPostLegalizer.cpp
+26-5flang/include/flang/Optimizer/Support/Utils.h
+31-0compiler-rt/test/tysan/global.c
+20-10mlir/test/Dialect/Linalg/decompose-tensor-unpack.mlir
+9-21llvm/test/CodeGen/RISCV/GlobalISel/float-convert.ll
+15-15mlir/lib/Dialect/Linalg/TransformOps/LinalgTransformOps.cpp
+16-14mlir/lib/Conversion/VectorToLLVM/ConvertVectorToLLVM.cpp
+30-0libc/src/__support/CPP/type_traits/has_unique_object_representations.h
+15-15llvm/test/Transforms/PhaseOrdering/AArch64/interleavevectorization.ll
+30-0flang/module/iso_fortran_env_impl.f90
+9-21llvm/test/CodeGen/RISCV/GlobalISel/double-convert.ll
+15-15llvm/lib/CodeGen/LiveVariables.cpp
+13-17lld/COFF/SymbolTable.cpp
+15-15llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-6.ll
+15-15llvm/test/CodeGen/Hexagon/intrinsics/atomicrmw_bitwise_native.ll
+29-0flang/module/iso_c_binding.f90
+29-0llvm/test/Instrumentation/TypeSanitizer/alloca.ll
+15-14lld/COFF/Chunks.cpp
+29-0flang/runtime/type-code.cpp
+29-0compiler-rt/test/tysan/violation-pr86685.c
+29-0flang/test/Fir/CUDA/cuda-code-gen.mlir
+23-6llvm/lib/Target/SPIRV/SPIRVBuiltins.cpp
+29-0lldb/test/Shell/SymbolFile/DWARF/objc-gmodules-class-extension.test
+14-15llvm/lib/IR/ConstantFold.cpp
+29-0clang/docs/ReleaseNotes.rst
+28-1llvm/include/llvm/IR/DiagnosticInfo.h
+13-16llvm/test/Transforms/LoopVectorize/RISCV/strided-accesses.ll
+28-1mlir/test/Dialect/SPIRV/Transforms/abi-interface.mlir
+25-3lldb/source/Core/Debugger.cpp
+15-13llvm/lib/CodeGen/BranchFolding.cpp
+28-0llvm/lib/Target/DirectX/DXILResourceAccess.h
+14-14lldb/tools/driver/Driver.cpp
+28-0llvm/test/CodeGen/SPIRV/instructions/integer-casts.ll
+20-8flang/lib/Parser/Fortran-parsers.cpp
+14-14llvm/test/Transforms/LoopVectorize/AArch64/low_trip_count_predicates.ll
+14-13clang/test/SemaOpenACC/data-construct-device_type-clause.c
+20-7libc/fuzzing/__support/CMakeLists.txt
+12-15flang/lib/Optimizer/HLFIR/Transforms/LowerHLFIROrderedAssignments.cpp
+18-9llvm/test/Transforms/LoopUnroll/ARM/lob-unroll.ll
+27-0compiler-rt/test/tysan/anon-struct.c
+25-2llvm/lib/Target/RISCV/RISCVSubtarget.cpp
+15-12llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp
+22-4llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp
+25-1flang/runtime/findloc.cpp
+6-20llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-threeway-cmp-rv64.mir
+11-15llvm/test/CodeGen/NVPTX/fma-relu-contract.ll
+26-0libc/src/complex/cprojf16.h
+26-0compiler-rt/test/tysan/anon-same-struct.c
+26-0compiler-rt/test/tysan/struct-offset.c
+8-18libcxx/test/std/localization/locale.categories/category.monetary/locale.moneypunct.byname/grouping.pass.cpp
+19-7flang/runtime/edit-input.cpp
+14-12compiler-rt/lib/builtins/aarch64/sme-abi.S
+11-15llvm/test/CodeGen/NVPTX/fma-relu-fma-intrinsic.ll
+16-10llvm/lib/Target/DirectX/DXContainerGlobals.cpp
+21-5llvm/lib/Target/AMDGPU/AMDGPULibFunc.h
+26-0libc/src/complex/cprojf128.h
+26-0flang/test/Lower/unsigned-ops.f90
+10-15llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-ctpop.mir
+25-0llvm/include/llvm/ExecutionEngine/JITLink/x86_64.h
+25-0compiler-rt/test/tysan/constexpr-subobject.cpp
+25-0flang/test/Semantics/generic11.f90
+25-0flang/include/flang/Optimizer/Builder/FIRBuilder.h
+21-4llvm/lib/Target/SPIRV/SPIRVModuleAnalysis.cpp
+25-0llvm/test/Transforms/InstCombine/icmp-logical.ll
+24-1flang/runtime/random-templates.h
+24-0compiler-rt/test/tysan/violation-pr62544.c
+12-12clang/test/SemaOpenACC/loop-construct-auto_seq_independent-clauses.c
+15-9bolt/test/X86/linux-static-keys.s
+6-18llvm/test/CodeGen/NVPTX/surf-tex.py
+15-9llvm/lib/TableGen/TGParser.cpp
+12-12lld/MachO/ICF.cpp
+8-16llvm/test/CodeGen/RISCV/GlobalISel/float-fcmp.ll
+12-12llvm/test/CodeGen/X86/pr33349.ll
+17-7mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td
+24-0llvm/test/Instrumentation/TypeSanitizer/swifterror.ll
+24-0flang/test/Fir/CUDA/cuda-target-rewrite.mlir
+12-12llvm/test/Transforms/LoopVectorize/X86/metadata-enable.ll
+19-5llvm/lib/Target/RISCV/RISCVSubtarget.h
+23-1flang/lib/Evaluate/fold-logical.cpp
+12-12llvm/test/Transforms/LoopVectorize/reverse_induction.ll
+16-8flang/include/flang/Parser/parse-tree.h
+12-12clang/test/SemaOpenACC/combined-construct-auto_seq_independent-clauses.c
+12-12llvm/test/Transforms/LoopVectorize/runtime-checks-hoist.ll
+24-0llvm/include/llvm/Transforms/Vectorize/SandboxVectorizer/Interval.h
+23-0llvm/lib/Target/PowerPC/PPCSelectionDAGInfo.h
+23-0flang/runtime/dot-product.cpp
+22-1llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp
+15-8clang/include/clang/AST/StmtOpenACC.h
+23-0mlir/test/mlir-tblgen/op-format.mlir
+23-0llvm/lib/Target/AMDGPU/AMDGPUSelectionDAGInfo.h
+8-15llvm/test/Transforms/LoopVectorize/RISCV/blocks-with-dead-instructions.ll
+20-3clang/test/SemaOpenACC/data-construct-async-ast.cpp
+23-0libc/src/complex/generic/cprojf16.cpp
+23-0libc/src/complex/generic/cprojf128.cpp
+19-4mlir/include/mlir/Pass/PassOptions.h
+23-0llvm/lib/Target/RISCV/RISCVSelectionDAGInfo.h
+23-0llvm/lib/Target/NVPTX/NVPTXSelectionDAGInfo.h
+8-15flang/lib/Lower/OpenMP/OpenMP.cpp
+23-0llvm/lib/Target/Mips/MipsSelectionDAGInfo.h
+14-9llvm/test/MC/Xtensa/Relocations/fixups.s
+14-9utils/bazel/llvm-project-overlay/mlir/BUILD.bazel
+23-0mlir/test/Transforms/inlining.mlir
+22-0libc/test/src/__support/CPP/type_traits_test.cpp
+22-0llvm/test/MC/X86/elf-reloc-size.s
+22-0llvm/lib/Target/Xtensa/MCTargetDesc/XtensaInstPrinter.cpp
+10-12llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-sat-rv64.mir
+12-10lldb/source/Expression/DWARFExpression.cpp
+22-0libc/docs/platform_support.rst
+22-0libc/hdr/types/uid_t.h
+16-6llvm/lib/Target/Mips/MipsSubtarget.cpp
+22-0libcxx/src/chrono.cpp
+11-11llvm/test/Transforms/LoopVectorize/epilog-vectorization-reductions.ll
+10-12libcxx/src/new.cpp
+15-7llvm/lib/Target/NVPTX/NVPTXMachineFunctionInfo.h
+22-0llvm/unittests/IR/VerifierTest.cpp
+11-11llvm/test/Transforms/LoopVectorize/optimal-epilog-vectorization.ll
+11-11llvm/test/Transforms/LoopVectorize/version-stride-with-integer-casts.ll
+10-12libcxxabi/src/stdlib_new_delete.cpp
+22-0llvm/include/llvm/Transforms/Utils/Cloning.h
+11-10mlir/include/mlir/Dialect/Transform/IR/TransformOps.td
+18-3.github/workflows/containers/github-action-ci/Dockerfile
+17-4llvm/include/llvm/ExecutionEngine/Orc/LazyObjectLinkingLayer.h
+21-0mlir/docs/PassManagement.md
+21-0compiler-rt/test/tysan/int-long.c
+21-0llvm/test/MC/Xtensa/code_density-invalid.s
+21-0clang/test/CodeGenHLSL/builtins/RWBuffer-constructor-opt.hlsl
+21-0libc/src/math/cosf16.h
+9-12lld/ELF/LinkerScript.cpp
+13-8clang-tools-extra/clang-doc/Serialize.cpp
+21-0libc/src/stdlib/baremetal/realloc.cpp
+21-0libc/src/stdlib/baremetal/calloc.cpp
+15-6clang/test/AST/ast-print-openacc-data-construct.cpp
+21-0llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveActiveAllTrue.ll
+21-0libc/src/stdlib/baremetal/malloc.cpp
+16-5flang/lib/Semantics/resolve-names.cpp
+15-6llvm/lib/IR/VFABIDemangler.cpp
+21-0clang/test/SemaHLSL/BuiltIns/WaveActiveAllTrue-errors.hlsl
+21-0libc/src/stdlib/baremetal/aligned_alloc.cpp
+21-0clang/test/Sema/asm.c
+0-21lldb/test/API/functionalities/data-formatter/data-formatter-skip-summary/TestDataFormatterSkipSummary.py
+2-19lldb/source/Plugins/SymbolFile/DWARF/SymbolFileDWARFDebugMap.cpp
+21-0lld/COFF/COFFLinkerContext.h
+21-0llvm/test/MC/Sparc/sparc-ctrl-instructions.s
+10-10llvm/test/CodeGen/Hexagon/intrinsics/atomicrmw_addsub_native.ll
+9-11llvm/test/CodeGen/NVPTX/shuffle-vec-undef-init.ll
+9-11mlir/lib/Target/LLVM/ROCDL/Target.cpp
+20-0clang/test/SemaCXX/cxx2b-deducing-this.cpp
+19-1flang/runtime/tools.h
+20-0bolt/test/X86/icf-safe-test1-no-relocs.test
+20-0llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
+20-0clang/test/CXX/temp/temp.res/p4.cpp
+19-1clang/test/CXX/drs/cwg28xx.cpp
+20-0libc/src/complex/cprojl.h
+0-20llvm/lib/Transforms/InstCombine/InstructionCombining.cpp
+10-10llvm/test/CodeGen/Mips/l3mc.ll
+20-0libc/src/complex/cprojf.h
+20-0libc/src/complex/cproj.h
+10-10llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-cast-intrinsics.ll
+4-16llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll
+14-6mlir/include/mlir/Dialect/GPU/IR/CompilationInterfaces.h
+10-10llvm/test/CodeGen/SPARC/ctpop.ll
+10-10llvm/test/Transforms/LoopVectorize/X86/cost-model.ll
+20-0llvm/lib/Target/Sparc/SparcInstrInfo.td
+10-10llvm/test/Transforms/LoopVectorize/vplan-sink-scalars-and-merge.ll
+19-0lld/ELF/SyntheticSections.cpp
+19-0llvm/lib/Transforms/Instrumentation/MemProfiler.cpp
+17-2flang/lib/Evaluate/fold-reduction.h
+19-0libc/src/complex/generic/cproj.cpp
+19-0libc/src/__support/freelist_heap.cpp
+19-0libc/src/complex/generic/cprojf.cpp
+19-0mlir/test/Pass/pipeline-options-parsing.mlir
+12-7llvm/docs/TableGen/ProgRef.rst
+19-0libc/src/stdlib/baremetal/free.cpp
+18-1flang/include/flang/Optimizer/Dialect/FIRTypes.td
+19-0libc/src/complex/generic/cprojl.cpp
+19-0libc/src/math/generic/CMakeLists.txt
+19-0clang/lib/Sema/HLSLExternalSemaSource.cpp
+19-0llvm/test/CodeGen/AMDGPU/amdgpu-simplify-libcall-unexpected-types.ll
+19-0libc/docs/arch_support.rst
+2-17llvm/lib/Transforms/IPO/MemProfContextDisambiguation.cpp
+19-0compiler-rt/test/tysan/ptr-float.c
+13-6llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
+18-0clang-tools-extra/docs/ReleaseNotes.rst
+12-6llvm/unittests/Transforms/Vectorize/VPlanVerifierTest.cpp
+9-9llvm/test/CodeGen/NVPTX/unreachable.ll
+10-8lld/COFF/InputFiles.h
+18-0mlir/include/mlir/IR/BuiltinAttributeInterfaces.td
+18-0llvm/lib/IR/DiagnosticInfo.cpp
+12-6bolt/lib/Rewrite/BinaryPassManager.cpp
+18-0compiler-rt/test/tysan/union-wr-wr.c
+9-9llvm/test/Transforms/LoopVectorize/epilog-vectorization-any-of-reductions.ll
+9-9mlir/tools/mlir-tblgen/RewriterGen.cpp
+9-9llvm/test/Transforms/InstCombine/strnlen-3.ll
+4-14llvm/test/CodeGen/X86/illegal-bitfield-loadstore.ll
+18-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_float_controls2/exec_mode_float_control_empty.ll
+11-7llvm/lib/Analysis/TypeBasedAliasAnalysis.cpp
+9-9llvm/test/Transforms/LoopVectorize/select-cmp-multiuse.ll
+8-9llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-zext.mir
+17-0llvm/lib/Target/SPIRV/SPIRVUtils.h
+17-0libc/test/src/complex/cprojf128_test.cpp
+7-10clang/include/clang/Serialization/ASTReader.h
+14-3lldb/test/API/CMakeLists.txt
+8-9llvm/lib/Target/NVPTX/NVPTXSubtarget.cpp
+17-0compiler-rt/test/tysan/lit.site.cfg.py.in
+1-16lldb/source/Plugins/SymbolFile/DWARF/DWARFASTParserClang.cpp
+17-0libc/test/src/complex/cprojf16_test.cpp
+17-0compiler-rt/lib/tysan/tysan_flags.inc
+17-0clang/test/CodeGenHLSL/builtins/WaveActiveAllTrue.hlsl
+0-16lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp
+8-8llvm/test/Transforms/InstCombine/memcpy-addrspace.ll
+8-8llvm/test/CodeGen/NVPTX/fma-disable.ll
+8-8llvm/test/Transforms/InstCombine/strlen-4.ll
+16-0bolt/lib/Core/BinaryFunction.cpp
+8-8llvm/test/Transforms/SLPVectorizer/X86/operandorder.ll
+8-8llvm/test/Transforms/InstCombine/wcslen-5.ll
+10-6libcxx/include/module.modulemap
+8-8llvm/test/Transforms/LoopVectorize/AArch64/epilog-vectorization-widen-inductions.ll
+14-2llvm/lib/Target/SPIRV/SPIRVLegalizerInfo.cpp
+6-10llvm/test/Transforms/LoopVectorize/RISCV/dead-ops-cost.ll
+16-0clang/test/Sema/aarch64-sme2-intrinsics/acle_sme2_fp8_fdot.c
+8-8llvm/test/CodeGen/ARM/dagcombine-ld-op-st.ll
+16-0clang/test/OpenMP/amdgpu_threadprivate.cpp
+11-5flang/lib/Lower/ConvertConstant.cpp
+8-8llvm/test/CodeGen/X86/vector-shift-ashr-256.ll
+8-8llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-intermediate-store.ll
+16-0llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-no-ir.mir
+16-0libc/hdr/types/CMakeLists.txt
+8-8flang/lib/Semantics/check-cuda.cpp
+8-8llvm/test/CodeGen/X86/combine-sdiv.ll
+4-12clang/lib/AST/ByteCode/Compiler.cpp
+8-8llvm/test/Transforms/LoopVectorize/AArch64/sve-epilog-vect.ll
+8-8llvm/test/CodeGen/X86/avx512-bugfix-26264.ll
+8-8llvm/test/Transforms/LoopVectorize/X86/float-induction-x86.ll
+8-8llvm/test/Transforms/LoopVectorize/X86/induction-costs.ll
+14-2llvm/lib/Target/AMDGPU/VOPInstructions.td
+13-3llvm/lib/Target/AMDGPU/SIInstructions.td
+9-7llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h
+16-0llvm/lib/Target/AArch64/AArch64TargetObjectFile.cpp
+8-8llvm/test/CodeGen/Hexagon/intrinsics/fence.ll
+8-8llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-umin-rv64.mir
+8-8llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-umax-rv64.mir
+4-12llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-threeway-cmp-rv32.mir
+2-14llvm/test/Analysis/DXILResource/buffer-frombinding.ll
+9-6mlir/include/mlir/Target/LLVM/NVVM/Utils.h
+6-9libc/src/math/generic/sinf16.cpp
+11-4flang/lib/Lower/Bridge.cpp
+9-6flang/test/Preprocessing/pp132.f90
+15-0libc/fuzzing/__support/fake_heap.s
+5-10llvm/test/Transforms/LoopVectorize/RISCV/uniform-load-store.ll
+14-1compiler-rt/cmake/config-ix.cmake
+12-3llvm/test/Transforms/PGOProfile/memprof.ll
+15-0llvm/test/MC/X86/avx512vl_gfni-att.s
+5-10llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll
+15-0libc/src/__support/complex_type.h
+9-6llvm/lib/CodeGen/SelectOptimize.cpp
+15-0clang/test/AST/ByteCode/builtin-functions.cpp
+15-0llvm/test/CodeGen/RISCV/rvv/vl-opt-user-scalar-def.mir
+15-0llvm/test/Transforms/SROA/readonlynocapture.ll
+15-0clang/test/AST/HLSL/TypedBuffers-AST.hlsl
+12-3lldb/test/API/functionalities/completion/TestCompletion.py
+13-2llvm/include/llvm/DebugInfo/GSYM/DwarfTransformer.h
+5-10llvm/lib/Target/AMDGPU/VOP2Instructions.td
+14-0llvm/lib/Target/Xtensa/XtensaOperands.td
+14-0clang-tools-extra/clangd/unittests/SymbolCollectorTests.cpp
+1-13llvm/include/llvm/Analysis/VectorUtils.h
+14-0bolt/include/bolt/Core/BinaryFunction.h
+7-7flang/runtime/edit-output.cpp
+4-10llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-shl.s16.mir
+10-4llvm/test/Transforms/InstSimplify/select-equivalence-fp.ll
+8-6clang-tools-extra/unittests/clang-tidy/IncludeCleanerTest.cpp
+7-7flang/runtime/edit-output.h
+7-7llvm/test/CodeGen/Mips/helloworld.ll
+7-7llvm/test/CodeGen/X86/vector-shift-ashr-512.ll
+14-0mlir/test/Dialect/Transform/check-use-after-free.mlir
+14-0mlir/test/Dialect/Tensor/canonicalize.mlir
+7-7llvm/test/Transforms/LoopVectorize/AArch64/sve-interleaved-accesses.ll
+6-8llvm/unittests/TargetParser/RISCVISAInfoTest.cpp
+9-5llvm/lib/Target/PowerPC/PPCSubtarget.h
+14-0mlir/lib/Conversion/GPUCommon/GPUToLLVMConversion.cpp
+1-13llvm/lib/Transforms/Vectorize/VPlan.cpp
+6-8llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-addo-subo-rv64.mir
+5-9clang/test/AST/ByteCode/functions.cpp
+4-10llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-ashr.s16.mir
+14-0lld/ELF/Arch/AArch64.cpp
+7-7llvm/test/CodeGen/X86/lower-vec-shift.ll
+6-8llvm/test/Transforms/LoopVectorize/vplan-printing.ll
+4-10llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-lshr.s16.mir
+0-13lld/test/COFF/Inputs/start-lib1.ll
+8-5mlir/test/Target/LLVMIR/Import/nvvmir.ll
+8-5clang/lib/Driver/ToolChains/CommonArgs.cpp
+12-1clang/lib/Serialization/ASTWriterDecl.cpp
+5-8clang/lib/Tooling/Inclusions/Stdlib/StdSpecialSymbolMap.inc
+11-2mlir/include/mlir/IR/BuiltinAttributes.td
+12-1libc/src/__support/CMakeLists.txt
+13-0libc/test/src/complex/cproj_test.cpp
+13-0libc/test/src/complex/cprojf_test.cpp
+13-0libc/test/src/complex/cprojl_test.cpp
+13-0lldb/source/API/SBDebugger.cpp
+7-6llvm/include/llvm/Analysis/ScalarEvolution.h
+7-6llvm/include/llvm/CodeGen/GlobalISel/GIMatchTableExecutorImpl.h
+8-5llvm/lib/Analysis/InstructionSimplify.cpp
+6-7llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
+13-0llvm/lib/Target/AMDGPU/AMDGPUSelectionDAGInfo.cpp
+13-0llvm/lib/Target/Mips/MipsSelectionDAGInfo.cpp
+13-0llvm/lib/Target/NVPTX/NVPTXSelectionDAGInfo.cpp
+13-0llvm/lib/Target/PowerPC/PPCSelectionDAGInfo.cpp
+13-0llvm/lib/Target/RISCV/RISCVSelectionDAGInfo.cpp
+13-0llvm/lib/Target/SPIRV/SPIRVUtils.cpp
+10-3llvm/test/MachineVerifier/test_abd_su.mir
+13-0llvm/test/MC/X86/elf-reloc-got.s
+6-6mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp
+2-10libcxx/test/std/localization/locale.categories/facet.numpunct/locale.numpunct.byname/grouping.pass.cpp
+6-6llvm/test/CodeGen/NVPTX/addrspacecast.ll
+6-6llvm/test/CodeGen/X86/vector-shift-ashr-sub128.ll
+5-7llvm/test/Analysis/LoopAccessAnalysis/memcheck-wrapping-pointers.ll
+6-6llvm/test/CodeGen/NVPTX/ld-addrspace.ll
+12-0compiler-rt/lib/tysan/lit.site.cfg.in
+5-7llvm/lib/Target/NVPTX/NVPTXSubtarget.h
+6-6llvm/test/CodeGen/NVPTX/reg-types.ll
+6-6llvm/test/Transforms/LoopVectorize/PowerPC/exit-branch-cost.ll
+4-8llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-shuffle-vector.s16.mir
+6-6llvm/test/CodeGen/X86/pr34177.ll
+8-4clang/lib/CodeGen/CGHLSLRuntime.cpp
+6-6llvm/test/Transforms/LoopVectorize/invariant-store-vectorization.ll
+12-0llvm/include/llvm/Analysis/TypeBasedAliasAnalysis.h
+5-7mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp
+11-1clang/test/SemaCXX/matrix-type.cpp
+6-6llvm/test/Transforms/LoopVectorize/PowerPC/optimal-epilog-vectorization.ll
+6-6llvm/test/Transforms/LoopVectorize/X86/intrinsiccost.ll
+6-6llvm/test/CodeGen/Hexagon/vect/vect-shift-imm.ll
+10-2llvm/test/MC/Xtensa/Relocations/relocations.s
+6-6llvm/test/CodeGen/NVPTX/dynamic_stackalloc.ll
+8-4llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp
+6-6clang-tools-extra/test/clang-doc/templates.cpp
+6-6llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp
+5-7llvm/test/Transforms/LoopVectorize/AArch64/divs-with-scalable-vfs.ll
+6-6mlir/unittests/Target/LLVM/SerializeToLLVMBitcode.cpp
+3-9llvm/test/Transforms/LoopVectorize/uncountable-early-exit-vplan.ll
+6-6llvm/test/CodeGen/NVPTX/short-ptr.ll
+6-6llvm/test/CodeGen/NVPTX/st-addrspace.ll
+6-6llvm/test/CodeGen/NVPTX/rsqrt-opt.ll
+6-6llvm/test/CodeGen/X86/vector-shift-ashr-128.ll
+6-6mlir/unittests/Target/LLVM/SerializeROCDLTarget.cpp
+6-6llvm/test/CodeGen/NVPTX/atomics-sm90.ll
+5-7llvm/lib/CodeGen/ModuloSchedule.cpp
+6-6llvm/test/Transforms/LoopVectorize/interleaved-accesses.ll
+6-6llvm/test/Transforms/LoopVectorize/pr30654-phiscev-sext-trunc.ll
+6-6llvm/test/CodeGen/NVPTX/atomics-sm70.ll
+10-2llvm/lib/DebugInfo/DWARF/DWARFVerifier.cpp
+12-0llvm/include/llvm/ExecutionEngine/Orc/Core.h
+6-6llvm/test/Transforms/LoopVectorize/AArch64/intrinsiccost.ll
+4-8llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-cond-reduction.ll
+9-3flang/lib/Optimizer/HLFIR/Transforms/OptimizedBufferization.cpp
+5-7llvm/lib/Target/AMDGPU/GCNSubtarget.h
+6-6llvm/test/CodeGen/AMDGPU/llvm.set.rounding.ll
+7-5mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp
+11-0clang/test/CodeGenCXX/default-arguments.cpp
+9-2llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp
+4-7lldb/include/lldb/Expression/DWARFExpression.h
+8-3clang/include/clang/Basic/DiagnosticSemaKinds.td
+11-0llvm/lib/Target/Xtensa/AsmParser/XtensaAsmParser.cpp
+5-6clang/include/clang/Serialization/ASTWriter.h
+11-0libc/test/src/math/CMakeLists.txt
+7-4llvm/test/CodeGen/AMDGPU/uitofp.f16.ll
+10-1llvm/lib/Target/RISCV/RISCVProcessors.td
+8-3lld/COFF/SymbolTable.h
+11-0flang/lib/Frontend/CompilerInvocation.cpp
+11-0clang/unittests/Format/FormatTestJS.cpp
+8-3llvm/test/Transforms/PGOProfile/memprof_loop_unroll.ll
+8-3llvm/lib/Target/Sparc/DelaySlotFiller.cpp
+11-0llvm/lib/Target/SPIRV/SPIRVSymbolicOperands.td
+6-5llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
+11-0flang/test/Driver/frealloc-lhs.f90
+3-8clang/lib/Sema/SemaOverload.cpp
+11-0bolt/lib/Rewrite/RewriteInstance.cpp
+8-3mlir/lib/Conversion/VectorToLLVM/ConvertVectorToLLVMPass.cpp
+7-4llvm/test/CodeGen/AMDGPU/sitofp.f16.ll
+11-0flang/include/flang/Evaluate/fold.h
+8-3flang/include/flang/Evaluate/integer.h
+11-0libc/test/src/math/smoke/CMakeLists.txt
+5-5llvm/test/CodeGen/SPARC/2011-01-11-FrameAddr.ll
+10-0flang/lib/Evaluate/type.cpp
+5-5llvm/test/Transforms/LoopVectorize/X86/scatter_crash.ll
+7-3mlir/lib/Dialect/Func/Extensions/InlinerExtension.cpp
+5-5llvm/test/Transforms/LoopVectorize/AArch64/conditional-branches-cost.ll
+5-5llvm/lib/Target/Mips/MipsSubtarget.h
+5-5offload/plugins-nextgen/common/src/RPC.cpp
+7-3llvm/test/MachineVerifier/test_uscmp.mir
+10-0mlir/test/Target/LLVMIR/nvvmir.mlir
+10-0llvm/lib/TableGen/Record.cpp
+7-3flang/include/flang/Evaluate/tools.h
+8-2llvm/lib/Transforms/InstCombine/InstCombineAndOrXor.cpp
+1-9llvm/test/CodeGen/X86/pr35763.ll
+5-5llvm/test/Transforms/PhaseOrdering/X86/vdiv.ll
+5-5llvm/test/Transforms/LoopVectorize/fpsat.ll
+10-0llvm/lib/IR/Constants.cpp
+5-5llvm/test/Transforms/LoopVectorize/scev-predicate-reasoning.ll
+5-5mlir/test/lib/Dialect/Test/TestTypes.cpp
+10-0libcxx/src/filesystem/filesystem_clock.cpp
+5-5clang/lib/Driver/ToolChains/Fuchsia.cpp
+10-0llvm/lib/Target/AArch64/MCTargetDesc/AArch64TargetStreamer.cpp
+10-0llvm/test/CodeGen/DirectX/WaveActiveAllTrue.ll
+4-6llvm/test/Transforms/LoopVectorize/RISCV/masked_gather_scatter.ll
+7-3llvm/include/llvm/DebugInfo/DWARF/DWARFVerifier.h
+5-5llvm/test/Transforms/LoopVectorize/pointer-select-runtime-checks.ll
+5-5clang/test/Driver/print-enabled-extensions/riscv-rocket-rv64.c
+5-5llvm/test/CodeGen/AVR/software-mul.ll
+5-5llvm/test/CodeGen/AMDGPU/llvm.amdgcn.update.dpp.gfx90a.ll
+5-5lld/MachO/ObjC.cpp
+5-5llvm/test/CodeGen/NVPTX/packed-aggr.ll
+4-6llvm/lib/Target/AMDGPU/R600Subtarget.h
+5-5llvm/test/CodeGen/Hexagon/intrinsics/atomicrmw_nand.ll
+5-5flang/test/Lower/Intrinsics/shifta.f90
+5-5llvm/test/Transforms/LoopVectorize/AArch64/loop-vectorization-factors.ll
+8-1clang/include/clang/Sema/SemaOpenACC.h
+4-5llvm/test/MC/Disassembler/RISCV/colored.txt
+9-0llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h
+7-2flang/runtime/matmul.cpp
+8-1llvm/lib/Target/Xtensa/XtensaISelDAGToDAG.cpp
+6-3llvm/unittests/Transforms/Vectorize/VPDomTreeTest.cpp
+3-6llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-and.mir
+2-7mlir/test/Conversion/VectorToLLVM/vector-to-llvm.mlir
+9-0clang/lib/CodeGen/CGBuiltin.cpp
+6-3llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp
+3-6llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-xor.mir
+9-0llvm/lib/Target/PowerPC/PPCSubtarget.cpp
+3-6llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir
+9-0clang/lib/Headers/hlsl/hlsl_intrinsics.h
+5-4lld/test/COFF/arm64ec-range-thunks.s
+0-9lld/test/COFF/Inputs/start-lib2.ll
+0-9clang/lib/CodeGen/CGOpenMPRuntime.h
+7-2llvm/lib/CodeGen/VirtRegMap.cpp
+7-2flang/lib/Evaluate/formatting.cpp
+4-5llvm/lib/CodeGen/MIRCanonicalizerPass.cpp
+4-5clang/lib/Serialization/ASTReaderDecl.cpp
+9-0llvm/include/llvm/Transforms/Vectorize/LoopVectorize.h
+4-5llvm/test/Transforms/LoopVectorize/RISCV/induction-costs.ll
+9-0llvm/lib/CodeGen/MachineModuleInfoImpls.cpp
+4-5llvm/lib/Target/SPIRV/MCTargetDesc/SPIRVMCCodeEmitter.cpp
+7-2flang/CMakeLists.txt
+5-4lld/COFF/Driver.h
+3-6clang/lib/Driver/ToolChains/Hexagon.cpp
+8-1clang/test/ExtractAPI/objc_external_category.m
+7-2llvm/include/llvm/ExecutionEngine/Orc/LazyReexports.h
+4-4llvm/test/CodeGen/NVPTX/weak-global.ll
+4-4llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll
+4-4llvm/test/Transforms/LoopVectorize/X86/gather_scatter.ll
+4-4flang/test/Semantics/typeinfo01.f90
+4-4llvm/test/CodeGen/X86/vector-compress.ll
+4-4llvm/test/CodeGen/X86/vec_umulo.ll
+4-4llvm/test/CodeGen/X86/vec_smulo.ll
+4-4llvm/test/CodeGen/X86/statepoint-fixup-undef.mir
+6-2flang/runtime/reduction-templates.h
+8-0llvm/lib/Target/DirectX/DXIL.td
+4-4llvm/test/CodeGen/X86/avx512-masked-memop-64-32.ll
+3-5clang/include/clang/Serialization/ASTBitCodes.h
+6-2flang/lib/Semantics/tools.cpp
+7-1flang/lib/Semantics/check-case.cpp
+4-4llvm/test/CodeGen/SPARC/fp128.ll
+4-4llvm/test/CodeGen/SPARC/float.ll
+4-4llvm/test/CodeGen/BPF/xadd_legal.ll
+4-4llvm/test/CodeGen/SPARC/disable-fsmuld-fmuls.ll
+4-4llvm/test/CodeGen/SPARC/LeonItinerariesUT.ll
+4-4llvm/test/Transforms/LoopVectorize/opaque-ptr.ll
+4-4llvm/test/CodeGen/SPARC/2009-08-28-PIC.ll
+4-4llvm/test/CodeGen/RISCV/rvv/vuitofp-vp.ll
+4-4llvm/test/CodeGen/RISCV/rvv/vsitofp-vp.ll
+5-3flang/lib/Parser/parsing.cpp
+4-4llvm/test/CodeGen/RISCV/rvv/vl-opt.ll
+4-4llvm/test/CodeGen/Hexagon/intrinsics/atomic_load.ll
+4-4llvm/test/CodeGen/Hexagon/intrinsics/atomic_store.ll
+4-4llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-subvector-shuffle.ll
+5-3mlir/unittests/ExecutionEngine/CMakeLists.txt
+5-3flang/lib/Lower/ConvertType.cpp
+4-4llvm/test/CodeGen/AMDGPU/v_swap_b16.ll
+4-4llvm/test/Transforms/LoopVectorize/AArch64/force-target-instruction-cost.ll
+4-4llvm/test/Transforms/InstCombine/sub-gep.ll
+4-4llvm/test/CodeGen/NVPTX/vector-stores.ll
+4-4llvm/test/CodeGen/NVPTX/vector-select.ll
+4-4llvm/test/CodeGen/NVPTX/vector-compare.ll
+6-2llvm/lib/Passes/PassRegistry.def
+4-4llvm/test/TableGen/GlobalISelEmitterSubreg.td
+4-4llvm/test/CodeGen/NVPTX/symbol-naming.ll
+4-4llvm/test/CodeGen/NVPTX/stacksaverestore.ll
+4-4llvm/test/CodeGen/NVPTX/st-param-imm.ll
+4-4llvm/test/CodeGen/NVPTX/st-generic.ll
+4-4llvm/test/CodeGen/NVPTX/simple-call.ll
+5-3mlir/lib/Dialect/GPU/Transforms/ModuleToBinary.cpp
+4-4mlir/lib/Dialect/LLVMIR/IR/LLVMAttrs.cpp
+4-4llvm/test/CodeGen/NVPTX/proxy-reg-erasure-ptx.ll
+4-4llvm/test/CodeGen/NVPTX/pr13291-i1-store.ll
+8-0clang/tools/libclang/CIndex.cpp
+4-4llvm/test/CodeGen/NVPTX/param-align.ll
+4-4llvm/test/CodeGen/NVPTX/nofunc.ll
+3-5llvm/test/CodeGen/LoongArch/sextw-removal.ll
+4-4llvm/test/CodeGen/NVPTX/named-barriers.ll
+4-4llvm/test/CodeGen/NVPTX/mulwide.ll
+4-4llvm/test/Transforms/LoopVectorize/optsize.ll
+4-4llvm/test/CodeGen/NVPTX/mbarrier.ll
+4-4llvm/test/MC/AMDGPU/gfx950_asm_vop3.s
+4-4lld/MachO/SyntheticSections.cpp
+4-4clang/test/SemaOpenACC/compute-construct-device_type-clause.c
+4-4llvm/test/CodeGen/NVPTX/local-stack-frame.ll
+4-4llvm/test/CodeGen/NVPTX/load-with-non-coherent-cache.ll
+4-4llvm/test/CodeGen/Hexagon/swp-vect-dotprod.ll
+4-4llvm/lib/Target/AArch64/AArch64ISelLowering.h
+4-4llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp
+8-0clang/test/Format/lit.local.cfg
+4-4llvm/test/CodeGen/NVPTX/ld-st-addrrspace.py
+4-4llvm/test/CodeGen/NVPTX/ld-generic.ll
+4-4llvm/test/CodeGen/NVPTX/intrinsics.ll
+4-4llvm/test/CodeGen/NVPTX/intrinsic-old.ll
+8-0clang/test/AST/ByteCode/builtin-bit-cast.cpp
+4-4llvm/test/CodeGen/NVPTX/idioms.ll
+4-4llvm/test/CodeGen/BPF/32-bit-subreg-zext.ll
+4-4clang/lib/Parse/ParseOpenACC.cpp
+4-4llvm/test/Transforms/LoopVectorize/first-order-recurrence-sink-replicate-region.ll
+4-4llvm/test/Transforms/LoopVectorize/X86/strided_load_cost.ll
+4-4llvm/test/CodeGen/NVPTX/global-ordering.ll
+4-4llvm/test/CodeGen/NVPTX/global-addrspace.ll
+4-4llvm/test/Transforms/LoopVectorize/runtime-check-small-clamped-bounds.ll
+7-1llvm/include/llvm/CodeGen/TargetLoweringObjectFileImpl.h
+4-4llvm/test/CodeGen/NVPTX/fp-contract.ll
+4-4llvm/test/CodeGen/NVPTX/fminimum-fmaximum.ll
+4-4llvm/test/Transforms/LoopVectorize/X86/invariant-store-vectorization.ll
+4-4llvm/test/CodeGen/Hexagon/v6vect-dh1.ll
+4-4llvm/test/CodeGen/NVPTX/fma-assoc.ll
+4-4llvm/test/CodeGen/NVPTX/fence.ll
+7-1llvm/include/llvm/CodeGen/MachineModuleInfoImpls.h
+3-5llvm/test/Transforms/LoopVectorize/single_early_exit.ll
+4-4llvm/test/Transforms/PhaseOrdering/AArch64/hoisting-sinking-required-for-vectorization.ll
+4-4llvm/test/Transforms/LoopVectorize/invariant-store-vectorization-2.ll
+4-4llvm/test/CodeGen/NVPTX/divrem-combine.ll
+4-4llvm/include/llvm/CodeGen/LiveVariables.h
+4-4llvm/test/Transforms/PhaseOrdering/X86/preserve-access-group.ll
+4-4llvm/test/CodeGen/NVPTX/cp-async-bulk-tensor-s2g.ll
+4-4llvm/test/CodeGen/NVPTX/cp-async-bulk-tensor-g2s.ll
+4-4llvm/test/CodeGen/NVPTX/convert-int-sm20.ll
+4-4llvm/test/CodeGen/NVPTX/convert-fp.ll
+4-4llvm/test/CodeGen/NVPTX/compare-int.ll
+4-4llvm/test/CodeGen/NVPTX/common-linkage.ll
+4-4llvm/test/CodeGen/NVPTX/cmpxchg.ll
+8-0llvm/lib/Target/AMDGPU/GCNSubtarget.cpp
+4-4llvm/test/CodeGen/NVPTX/calling-conv.ll
+8-0llvm/lib/Target/AMDGPU/R600Subtarget.cpp
+4-4llvm/test/Transforms/LoopVectorize/AArch64/sve2-histcnt.ll
+4-4llvm/lib/Transforms/Vectorize/LoopVectorizationPlanner.h
+4-4llvm/test/Transforms/LoopVectorize/X86/interleave-cost.ll
+4-4llvm/test/CodeGen/NVPTX/bf16x2-instructions.ll
+4-4llvm/test/Analysis/CostModel/X86/shuffle-non-pow-2-codesize.ll
+4-4llvm/test/Analysis/CostModel/X86/shuffle-non-pow-2-latency.ll
+4-4llvm/test/CodeGen/NVPTX/atomics-with-scope.ll
+4-4llvm/test/CodeGen/NVPTX/atomics-sm60.ll
+4-4llvm/test/CodeGen/NVPTX/atomicrmw-expand.ll
+4-4llvm/test/CodeGen/NVPTX/async-copy.ll
+4-4llvm/test/CodeGen/NVPTX/arithmetic-int.ll
+4-4llvm/test/CodeGen/NVPTX/arithmetic-fp-sm20.ll
+4-4llvm/test/Analysis/CostModel/X86/shuffle-non-pow-2-sizelatency.ll
+4-4llvm/test/Analysis/CostModel/X86/shuffle-non-pow-2.ll
+4-4llvm/test/CodeGen/NVPTX/annotations.ll
+4-4llvm/test/tools/llvm-dwarfdump/X86/verify_parent_zero_length.yaml
+4-4llvm/test/CodeGen/NVPTX/access-non-generic.ll
+8-0llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
+4-4llvm/test/CodeGen/Mips/mips16_fpret.ll
+7-1llvm/tools/llvm-mc/llvm-mc.cpp
+4-4llvm/test/Transforms/LoopVectorize/first-order-recurrence-complex.ll
+5-2llvm/test/tools/llc/invalid-target.ll
+0-7llvm/lib/Target/DirectX/DXILFlattenArrays.cpp
+5-2clang/lib/CodeGen/CodeGenModule.cpp
+7-0llvm/test/MC/X86/avx512gfni-att.s
+6-1clang/lib/Sema/SemaStmtAsm.cpp
+7-0flang/test/Parser/lit-substr-data.f90
+7-0lldb/source/Plugins/ObjectFile/XCOFF/ObjectFileXCOFF.h
+5-2clang/lib/Driver/ToolChains/Flang.cpp
+7-0llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp
+5-2flang/lib/Optimizer/Builder/Runtime/Transformational.cpp
+3-4llvm/test/CodeGen/RISCV/rvv/vmul-vp.ll
+7-0flang/module/iso_fortran_env.f90
+3-4mlir/lib/Dialect/Linalg/Transforms/ConvertToDestinationStyle.cpp
+7-0mlir/include/mlir/Dialect/OpenMP/OpenMPOpsInterfaces.td
+7-0libc/hdrgen/yaml/math.yaml
+4-3mlir/include/mlir/Target/LLVM/ROCDL/Utils.h
+3-4clang-tools-extra/clang-tidy/cppcoreguidelines/RvalueReferenceParamNotMovedCheck.cpp
+4-3llvm/test/CodeGen/RISCV/srem-seteq-illegal-types.ll
+7-0mlir/test/lib/Dialect/Test/TestOpsSyntax.td
+5-2llvm/include/llvm/ProfileData/Coverage/CoverageMapping.h
+5-2llvm/test/CodeGen/X86/sincos-stack-args.ll
+6-1compiler-rt/lib/builtins/fp_div_impl.inc
+3-4clang/lib/Driver/ToolChains/NetBSD.cpp
+3-4clang-tools-extra/clang-tidy/misc/IncludeCleanerCheck.cpp
+6-1clang-tools-extra/clangd/index/SymbolCollector.cpp
+0-7llvm/lib/Target/DirectX/DXILDataScalarization.cpp
+3-4llvm/lib/Target/TargetLoweringObjectFile.cpp
+3-4llvm/tools/llvm-jitlink/llvm-jitlink.cpp
+6-1flang/include/flang/ISO_Fortran_binding.h
+4-3llvm/lib/Target/ARM/ARMISelLowering.cpp
+7-0llvm/lib/Target/DirectX/DirectX.h
+7-0mlir/include/mlir/IR/OperationSupport.h
+5-2llvm/lib/Target/Xtensa/XtensaISelLowering.cpp
+4-3clang/docs/MatrixTypes.rst
+2-5clang/lib/Driver/ToolChains/Gnu.cpp
+5-2clang/lib/AST/ByteCode/Integral.h
+5-2.ci/monolithic-windows.sh
+4-3clang/lib/AST/ByteCode/Opcodes.td
+7-0clang/test/CodeGenHLSL/builtins/RWBuffer-subscript.hlsl
+5-2.ci/monolithic-linux.sh
+7-0flang/tools/bbc/bbc.cpp
+3-3llvm/test/CodeGen/NVPTX/alias-errors.ll
+3-3llvm/test/Transforms/LoopVectorize/X86/epilog-vectorization-inductions.ll
+3-3libcxx/include/__locale_dir/locale_base_api.h
+2-4llvm/test/Analysis/LoopAccessAnalysis/nssw-predicate-implied.ll
+3-3libc/test/src/__support/CMakeLists.txt
+3-3llvm/test/CodeGen/Hexagon/swp-ws-fail-0.mir
+3-3llvm/test/Transforms/LoopVectorize/if-pred-non-void.ll
+6-0.git-blame-ignore-revs
+2-4llvm/test/Transforms/LoopVectorize/AArch64/sve-inductions-unusual-types.ll
+3-3llvm/test/CodeGen/SPARC/2011-01-11-Call.ll
+4-2clang/lib/CodeGen/CodeGenTBAA.cpp
+4-2bolt/lib/Rewrite/BoltDiff.cpp
+6-0llvm/lib/Target/DirectX/DirectXPassRegistry.def
+3-3lld/MachO/InputFiles.cpp
+3-3llvm/test/DebugInfo/X86/instr-ref-flag.ll
+3-3clang/test/CodeGen/union-tbaa1.c
+3-3llvm/test/CodeGen/SPARC/32abi.ll
+3-3llvm/test/Transforms/LoopVectorize/non-const-n.ll
+3-3llvm/test/CodeGen/SPARC/64bit.ll
+0-6llvm/lib/CodeGen/StackMaps.cpp
+2-4llvm/test/CodeGen/NVPTX/i8x4-instructions.ll
+4-2clang-tools-extra/unittests/clang-doc/SerializeTest.cpp
+3-3llvm/test/CodeGen/SPARC/LeonSMACUMACInstructionUT.ll
+6-0lld/ELF/SyntheticSections.h
+3-3llvm/test/CodeGen/Hexagon/constp-combine-neg.ll
+3-3llvm/test/Transforms/LoopVectorize/X86/limit-vf-by-tripcount.ll
+6-0clang/lib/Driver/ToolChains/Darwin.cpp
+3-3llvm/test/CodeGen/SPARC/data-align.ll
+6-0clang/include/clang/Basic/Builtins.td
+3-3llvm/test/Transforms/LoopVectorize/AArch64/store-costs-sve.ll
+3-3llvm/tools/llvm-split/llvm-split.cpp
+6-0libc/src/complex/CMakeLists.txt
+6-0llvm/include/llvm/Analysis/MemoryProfileInfo.h
+6-0llvm/lib/Target/AArch64/MCTargetDesc/AArch64TargetStreamer.h
+2-4clang/lib/Driver/ToolChains/FreeBSD.cpp
+6-0llvm/lib/Target/SPIRV/SPIRVInstrInfo.td
+6-0libc/config/linux/x86_64/entrypoints.txt
+6-0libcxx/test/libcxx/clang_modules_include.gen.py
+3-3llvm/test/CodeGen/Mips/fp16mix.ll
+3-3clang/lib/Driver/ToolChains/Solaris.cpp
+2-4clang/lib/Driver/ToolChains/OpenBSD.cpp
+3-3llvm/test/CodeGen/AMDGPU/bitreverse-inline-immediates.ll
+6-0llvm/lib/CodeGen/RegAllocBase.h
+5-1mlir/unittests/Target/LLVM/CMakeLists.txt
+2-4llvm/test/CodeGen/AMDGPU/alloc-all-regs-reserved-in-class.mir
+3-3llvm/test/Transforms/LoopVectorize/AArch64/induction-costs.ll
+3-3llvm/test/Transforms/LoopVectorize/X86/pr72969.ll
+2-4llvm/test/CodeGen/RISCV/rvv/ctlz-vp.ll
+3-3llvm/test/CodeGen/Hexagon/intrinsics/v65-scatter-gather.ll
+4-2llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-shuffles.ll
+4-2mlir/include/mlir/Dialect/Func/IR/FuncOps.td
+3-3mlir/lib/Dialect/MemRef/Transforms/ComposeSubView.cpp
+6-0llvm/lib/Transforms/InstCombine/InstCombineSelect.cpp
+3-3llvm/test/CodeGen/NVPTX/nvvm-reflect-arch-O0.ll
+2-4clang/test/SemaOpenACC/loop-construct-device_type-clause.c
+3-3llvm/test/Transforms/LoopVectorize/interleaved-accesses-different-insert-position.ll
+5-1offload/plugins-nextgen/host/CMakeLists.txt
+6-0.github/new-prs-labeler.yml
+6-0clang/test/SemaOpenACC/data-construct-if_present-ast.cpp
+3-3llvm/test/CodeGen/NVPTX/cluster-dim.ll
+3-3llvm/lib/CodeGen/MachineLateInstrsCleanup.cpp
+3-3bolt/lib/Passes/LongJmp.cpp
+6-0mlir/lib/IR/BuiltinAttributes.cpp
+2-4llvm/lib/Transforms/Instrumentation/BoundsChecking.cpp
+2-4llvm/test/MC/Disassembler/AArch64/armv8.6a-amvs.s
+3-3llvm/test/MC/ARM/idiv.s
+6-0clang/test/SemaOpenACC/data-construct-ast.cpp
+3-3llvm/test/CodeGen/Hexagon/autohvx/mulh.ll
+3-3libc/test/src/sys/mman/linux/remap_file_pages_test.cpp
+4-2llvm/test/CodeGen/AMDGPU/llvm.floor.f16.ll
+3-3llvm/include/llvm/IR/Instructions.h
+2-4clang/test/SemaOpenACC/combined-construct-device_type-clause.c
+3-3llvm/test/CodeGen/NVPTX/managed.ll
+4-2llvm/test/CodeGen/AMDGPU/llvm.ceil.f16.ll
+2-4llvm/test/CodeGen/RISCV/rvv/vssub-vp.ll
+2-4llvm/test/CodeGen/RISCV/rvv/vssubu-vp.ll
+3-3llvm/test/CodeGen/Hexagon/calling-conv.ll
+3-3llvm/test/Transforms/InstCombine/AMDGPU/memcpy-from-constant.ll
+6-0flang/include/flang/Lower/LoweringOptions.def
+3-3llvm/test/Transforms/InstCombine/strlen-1.ll
+3-3llvm/test/CodeGen/Hexagon/autohvx/funnel-128b.ll
+6-0llvm/unittests/TargetParser/TripleTest.cpp
+3-3llvm/test/CodeGen/NVPTX/tex-read.ll
+6-0clang/lib/CodeGen/BackendUtil.cpp
+4-2llvm/lib/CodeGen/MLRegAllocEvictAdvisor.cpp
+3-3llvm/test/CodeGen/Hexagon/signext-inreg.ll
+3-3llvm/test/CodeGen/NVPTX/surf-read.ll
+3-3llvm/test/Transforms/InstCombine/wcslen-1.ll
+3-3llvm/test/Transforms/LoopVectorize/interleaved-accesses-3.ll
+3-3libc/utils/gpu/server/rpc_server.cpp
+2-4mlir/unittests/IR/CMakeLists.txt
+3-3bolt/test/merge-fdata-lbr-mode.test
+3-3llvm/test/CodeGen/NVPTX/add-sub-128bit.ll
+3-3llvm/test/CodeGen/Hexagon/swp-check-offset.ll
+2-4llvm/test/Transforms/LoopVectorize/AArch64/clamped-trip-count.ll
+3-3llvm/test/Transforms/LoopVectorize/AArch64/epilog-vectorization-factors.ll
+4-2flang/include/flang/Common/Fortran-consts.h
+6-0flang/lib/Evaluate/expression.cpp
+1-5llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp
+5-0llvm/lib/Target/X86/X86TargetTransformInfo.cpp
+4-1libc/src/unistd/pread.h
+0-5llvm/lib/Target/DirectX/DXILFinalizeLinkage.cpp
+5-0compiler-rt/test/builtins/Unit/divtf3_test.c
+3-2lld/COFF/DLL.cpp
+0-5lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.h
+2-3llvm/lib/Target/RISCV/RISCVISelLowering.h
+4-1llvm/lib/Target/DirectX/DirectXTargetMachine.cpp
+0-5lldb/source/Plugins/SymbolFile/DWARF/DebugNamesDWARFIndex.cpp
+1-4llvm/lib/MC/MCAsmStreamer.cpp
+5-0llvm/docs/requirements-hashed.txt
+5-0clang/test/CodeGen/ptrauth-module-flags.c
+3-2llvm/test/CodeGen/DirectX/llc-pipeline.ll
+3-2flang/include/flang/Optimizer/Dialect/FIROps.td
+2-3llvm/test/MC/Disassembler/ARM/arm-trustzone.txt
+5-0libc/utils/gpu/server/CMakeLists.txt
+5-0libc/config/linux/aarch64/entrypoints.txt
+5-0clang/include/clang/Sema/Sema.h
+4-1libc/src/unistd/pwrite.h
+3-2clang/test/ParserOpenACC/parse-clauses.cpp
+3-2flang/include/flang/Semantics/expression.h
+3-2flang/include/flang/Evaluate/complex.h
+4-1bolt/docs/CommandLineArgumentReference.md
+5-0mlir/include/mlir/IR/Operation.h
+0-5llvm/lib/CodeGenTypes/LowLevelType.cpp
+4-1lldb/test/API/iohandler/resize/TestIOHandlerResizeNoEditline.py
+4-1clang/test/CodeGen/memtag-globals.cpp
+1-4llvm/test/CodeGen/X86/store_op_load_fold.ll
+4-1mlir/lib/Conversion/ArithToLLVM/ArithToLLVM.cpp
+2-3clang/lib/ExtractAPI/Serialization/SymbolGraphSerializer.cpp
+4-1llvm/tools/llvm-gsymutil/llvm-gsymutil.cpp
+3-2llvm/cmake/modules/AddLLVM.cmake
+2-2llvm/test/CodeGen/Hexagon/block-address.ll
+2-2llvm/test/CodeGen/NVPTX/extractelement.ll
+2-2llvm/test/CodeGen/NVPTX/extloadv.ll
+2-2llvm/test/CodeGen/NVPTX/envreg.ll
+2-2llvm/test/CodeGen/NVPTX/elect.ll
+2-2llvm/test/CodeGen/NVPTX/dot-product.ll
+2-2llvm/test/CodeGen/Hexagon/brev_ld.ll
+2-2llvm/test/CodeGen/Hexagon/brev_st.ll
+2-2llvm/test/CodeGen/NVPTX/div.ll
+2-2llvm/test/CodeGen/NVPTX/div-ri.ll
+2-2llvm/test/CodeGen/NVPTX/disable-opt.ll
+2-2llvm/test/CodeGen/NVPTX/cttz.ll
+2-2llvm/test/CodeGen/NVPTX/ctpop.ll
+2-2llvm/test/CodeGen/NVPTX/ctlz.ll
+2-2llvm/test/CodeGen/NVPTX/cp-async-bulk-tensor-reduce.ll
+2-2llvm/test/CodeGen/NVPTX/cp-async-bulk-tensor-prefetch.ll
+2-2llvm/test/CodeGen/NVPTX/copysign.ll
+2-2llvm/test/CodeGen/NVPTX/convert-sm89.ll
+2-2llvm/test/CodeGen/NVPTX/convert-sm80.ll
+2-2llvm/test/CodeGen/Hexagon/bug27085.ll
+2-2llvm/test/CodeGen/NVPTX/constant-vectors.ll
+2-2llvm/test/CodeGen/NVPTX/combine-min-max.ll
+2-2llvm/test/CodeGen/NVPTX/calls-with-phi.ll
+2-2llvm/test/CodeGen/NVPTX/callchain.ll
+2-2llvm/test/CodeGen/NVPTX/call_bitcast_byval.ll
+2-2llvm/test/CodeGen/NVPTX/call-with-alloca-buffer.ll
+2-2llvm/test/CodeGen/NVPTX/bypass-div.ll
+2-2llvm/test/CodeGen/NVPTX/bug52623.ll
+2-2llvm/test/CodeGen/NVPTX/bug26185.ll
+2-2llvm/test/CodeGen/NVPTX/bug26185-2.ll
+2-2llvm/test/CodeGen/NVPTX/bug22322.ll
+2-2llvm/test/CodeGen/NVPTX/bug22246.ll
+2-2llvm/test/CodeGen/NVPTX/bug21465.ll
+2-2llvm/test/CodeGen/NVPTX/bug17709.ll
+2-2llvm/test/CodeGen/NVPTX/bswap.ll
+2-2llvm/test/CodeGen/NVPTX/branch-fold.ll
+2-2llvm/test/CodeGen/NVPTX/boolean-patterns.ll
+2-2llvm/test/CodeGen/NVPTX/bfe.ll
+2-2llvm/test/CodeGen/NVPTX/bf16x2-instructions-approx.ll
+2-2llvm/test/CodeGen/NVPTX/bf16.ll
+2-2llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll
+2-2llvm/test/CodeGen/NVPTX/barrier.ll
+2-2llvm/test/CodeGen/NVPTX/atomics.ll
+2-2llvm/test/CodeGen/NVPTX/arg-lowering.ll
+2-2llvm/test/CodeGen/NVPTX/anonymous-fn-param.ll
+2-2llvm/test/CodeGen/NVPTX/alias.ll
+2-2llvm/test/CodeGen/NVPTX/aggregate-return.ll
+2-2llvm/test/CodeGen/NVPTX/aggr-param.ll
+2-2llvm/test/CodeGen/NVPTX/addrspacecast-gvar.ll
+2-2llvm/test/CodeGen/NVPTX/activemask.ll
+2-2llvm/test/CodeGen/NVPTX/APIntZextParam.ll
+2-2llvm/test/CodeGen/NVPTX/APIntSextParam.ll
+2-2llvm/test/CodeGen/NVPTX/APIntParam.ll
+2-2llvm/test/CodeGen/NVPTX/APIntLoadStore.ll
+2-2llvm/test/CodeGen/Mips/sr1.ll
+2-2llvm/test/CodeGen/Mips/s2rem.ll
+2-2llvm/test/CodeGen/Mips/lcb2.ll
+2-2llvm/test/CodeGen/Hexagon/verify-liveness-at-def.mir
+2-2llvm/test/CodeGen/Mips/hf1_body.ll
+2-2llvm/test/CodeGen/Hexagon/vgather-opt-addr.ll
+2-2llvm/test/CodeGen/Mips/funnel-shift.ll
+2-2llvm/test/CodeGen/Mips/funnel-shift-rot.ll
+2-2llvm/test/CodeGen/Mips/fpnotneeded.ll
+2-2llvm/test/CodeGen/Mips/fp16instrinsmc.ll
+2-2llvm/lib/CodeGen/RegAllocGreedy.cpp
+2-2llvm/test/CodeGen/Mips/fixdfsf.ll
+2-2llvm/test/CodeGen/NVPTX/fma.ll
+2-2llvm/lib/CodeGen/MachineCombiner.cpp
+4-0llvm/lib/ExecutionEngine/JITLink/x86_64.cpp
+2-2llvm/test/Transforms/LoopVectorize/X86/x86_fp80-vector-store.ll
+4-0llvm/lib/ExecutionEngine/Orc/JITLinkReentryTrampolines.cpp
+2-2mlir/unittests/Parser/CMakeLists.txt
+2-2llvm/test/Transforms/LoopVectorize/if-conversion-nest.ll
+4-0llvm/lib/IR/Verifier.cpp
+2-2llvm/test/Transforms/LoopVectorize/X86/pr36524.ll
+2-2llvm/test/Transforms/LoopVectorize/X86/pr35432.ll
+2-2llvm/test/Transforms/LoopVectorize/X86/multi-exit-cost.ll
+4-0llvm/include/llvm/IR/Attributes.td
+4-0llvm/lib/Target/AArch64/AArch64TargetObjectFile.h
+3-1llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
+2-2llvm/test/CodeGen/Mips/const6a.ll
+4-0llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp
+2-2llvm/test/Transforms/LoopVectorize/load-deref-pred-align.ll
+2-2llvm/test/Transforms/LoopVectorize/multiple-address-spaces.ll
+4-0llvm/docs/CommandGuide/llvm-mc.rst
+1-3clang-tools-extra/clang-tidy/bugprone/UncheckedOptionalAccessCheck.h
+2-2llvm/test/Transforms/LoopVectorize/multiple-strides-vectorization.ll
+2-2llvm/test/Transforms/LoopVectorize/no-fold-tail-by-masking-iv-external-uses.ll
+2-2llvm/test/Transforms/LoopVectorize/X86/divs-with-tail-folding.ll
+4-0offload/DeviceRTL/src/Misc.cpp
+2-2llvm/test/CodeGen/Mips/const6.ll
+0-4lldb/source/Plugins/SymbolFile/DWARF/DWARFBaseDIE.cpp
+2-2lldb/source/Host/posix/MainLoopPosix.cpp
+4-0lldb/source/Core/CoreProperties.td
+4-0lldb/include/lldb/Core/Debugger.h
+4-0lldb/include/lldb/API/SBDebugger.h
+2-2llvm/test/Transforms/LoopVectorize/optimal-epilog-vectorization-liveout.ll
+2-2llvm/lib/Target/NVPTX/NVPTXReplaceImageHandles.cpp
+2-2llvm/test/CodeGen/Mips/brsize3.ll
+3-1lld/test/COFF/arm64ec-lib.test
+2-2llvm/test/CodeGen/MIR/X86/mircanon-flags.mir
+2-2lld/MachO/Relocations.cpp
+2-2lld/MachO/MarkLive.cpp
+4-0llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
+2-2lld/MachO/InputSection.cpp
+3-1llvm/lib/Target/RISCV/RISCVInstrInfoD.td
+2-2lld/MachO/ConcatOutputSection.cpp
+2-2llvm/test/Transforms/LoopVectorize/pr37248.ll
+2-2llvm/test/Transforms/LoopVectorize/pr59319-loop-access-info-invalidation.ll
+2-2llvm/test/CodeGen/MIR/X86/exception-function-state.mir
+2-2lld/ELF/LinkerScript.h
+2-2lld/COFF/Symbols.cpp
+2-2llvm/test/Transforms/LoopVectorize/reduction-align.ll
+2-2llvm/test/Transforms/LoopVectorize/runtime-check.ll
+4-0llvm/lib/Target/SPIRV/SPIRVGlobalRegistry.h
+2-2llvm/test/Transforms/LoopVectorize/runtime-checks-difference-simplifications.ll
+2-2llvm/test/Transforms/LoopVectorize/scev-exit-phi-invalidation.ll
+2-2llvm/test/CodeGen/MIR/X86/dbg-value-list.mir
+2-2llvm/test/Transforms/PhaseOrdering/AArch64/predicated-reduction.ll
+2-2llvm/lib/Target/X86/X86InstrAVX512.td
+2-2llvm/test/Transforms/PhaseOrdering/X86/pixel-splat.ll
+3-1llvm/lib/Target/Xtensa/MCTargetDesc/XtensaAsmBackend.cpp
+2-2libc/utils/gpu/loader/Loader.h
+2-2llvm/test/Transforms/LoopVectorize/ARM/mve-multiexit.ll
+2-2libc/test/src/stdlib/CMakeLists.txt
+4-0llvm/lib/Transforms/Utils/LoopVersioning.cpp
+3-1libc/src/unistd/write.h
+3-1libc/src/unistd/readlinkat.h
+3-1libc/src/unistd/readlink.h
+3-1libc/src/unistd/read.h
+0-4llvm/test/Analysis/CostModel/X86/scalarize.ll
+2-2llvm/tools/llc/llc.cpp
+3-1llvm/tools/llvm-config/CMakeLists.txt
+2-2llvm/test/Transforms/LoopVectorize/AArch64/sve-multiexit.ll
+4-0libc/include/__llvm-libc-common.h
+1-3libc/hdr/types/ssize_t.h
+3-1libc/docs/conf.py
+4-0libc/config/linux/riscv/entrypoints.txt
+2-2llvm/utils/TableGen/Common/CodeGenTarget.cpp
+2-2flang/unittests/Evaluate/real.cpp
+4-0mlir/docs/Dialects/Transform.md
+2-2flang/test/Semantics/complex01.f90
+2-2llvm/test/Transforms/LoopVectorize/AArch64/sve-epilog-vect-strict-reductions.ll
+2-2flang/runtime/numeric.cpp
+3-1mlir/include/mlir/Dialect/GPU/Transforms/Passes.td
+2-2llvm/test/CodeGen/AMDGPU/bf16-conversions.ll
+0-4llvm/test/CodeGen/AMDGPU/constrained-shift.ll
+2-2llvm/test/Transforms/LoopVectorize/AArch64/sve-epilog-vect-reductions.ll
+2-2llvm/test/Transforms/LoopVectorize/AArch64/sve-epilog-vect-inloop-reductions.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.bitop3.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.read.tr.gfx950.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx950.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.prng.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.atomic.buffer.load.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.atomic.buffer.load.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.buffer.prefetch.data.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.prefetch.data.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.smfmac.gfx950.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.atomic.buffer.load.ll
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.atomic.buffer.load.ll
+4-0mlir/include/mlir/Dialect/Vector/Transforms/LoweringPatterns.h
+2-2llvm/test/Transforms/LoopVectorize/AArch64/interleaving-reduction.ll
+2-2llvm/test/Transforms/LoopVectorize/AArch64/interleaving-load-store.ll
+2-2flang/lib/Evaluate/fold-matmul.h
+4-0mlir/lib/CAPI/Dialect/LLVM.cpp
+4-0flang/include/flang/Runtime/cpp-type.h
+2-2llvm/test/Transforms/InstCombine/strnlen-5.ll
+2-2llvm/test/Transforms/InstCombine/strnlen-4.ll
+3-1flang/include/flang/Parser/dump-parse-tree.h
+3-1flang/include/flang/Optimizer/Dialect/CanonicalizationPatterns.td
+2-2llvm/test/CodeGen/AVR/branch-relaxation-long.ll
+2-2llvm/test/CodeGen/AVR/branch-relaxation.ll
+2-2llvm/test/Transforms/InstCombine/cast_phi.ll
+2-2.github/workflows/docs.yml
+2-2llvm/test/TableGen/GlobalISelEmitter-nested-subregs.td
+4-0llvm/test/CodeGen/MIR/AMDGPU/machine-function-info.ll
+2-2llvm/test/CodeGen/AVR/directmem.ll
+2-2flang/include/flang/Common/Fortran-features.h
+2-2llvm/test/CodeGen/Lanai/delay_filler.ll
+4-0compiler-rt/test/builtins/Unit/divsf3_test.c
+4-0compiler-rt/test/builtins/Unit/divdf3_test.c
+2-2mlir/lib/Dialect/MemRef/Transforms/ExpandStridedMetadata.cpp
+4-0clang/test/SemaOpenACC/data-construct-if-ast.cpp
+3-1clang/test/SemaOpenACC/data-construct-device_type-ast.cpp
+4-0clang/test/SemaOpenACC/data-construct-default-clause.c
+2-2llvm/test/MC/AMDGPU/gfx950_asm_read_tr.s
+2-2mlir/test/Conversion/GPUCommon/lower-vector.mlir
+2-2mlir/test/Conversion/VectorToLLVM/vector-mask-to-llvm.mlir
+2-2clang/test/SemaCXX/msvc-pragma-function-no-builtin-attr.cpp
+4-0clang/test/Preprocessor/predefined-arch-macros.c
+4-0clang/test/ParserOpenACC/parse-constructs.c
+1-3clang/test/OpenMP/target_map_names_attr.cpp
+2-2llvm/test/MC/AMDGPU/gfx12_asm_vop1.s
+1-3clang/test/OpenMP/target_map_names.cpp
+2-2clang/test/CodeGenCXX/microsoft-abi-member-pointers.cpp
+2-2llvm/test/CodeGen/BPF/32-bit-subreg-alu.ll
+2-2clang/test/CodeGen/attr-counted-by.c
+2-2llvm/test/CodeGen/BPF/BTF/array-1d-char.ll
+2-2llvm/test/CodeGen/BPF/BTF/array-1d-int.ll
+2-2llvm/test/CodeGen/BPF/BTF/array-2d-int.ll
+2-2llvm/test/CodeGen/BPF/BTF/array-size-0.ll
+2-2llvm/test/CodeGen/BPF/BTF/array-typedef.ll
+2-2llvm/test/CodeGen/BPF/BTF/char-no-debuginfo.ll
+2-2llvm/test/CodeGen/BPF/BTF/char.ll
+2-2llvm/test/CodeGen/BPF/BTF/double.ll
+2-2llvm/test/CodeGen/BPF/BTF/empty-btf.ll
+2-2llvm/test/CodeGen/BPF/BTF/enum-basic.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-builtin.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-func-arg.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-func-ptr.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-global-var.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-var-func-weak-section.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-var-func-weak.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-var-func.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-var-func2.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-var-section.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-var-struct-weak.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-var-struct.ll
+2-2llvm/test/CodeGen/BPF/BTF/extern-var-weak-section.ll
+2-2llvm/test/CodeGen/BPF/BTF/filename.ll
+2-2llvm/test/CodeGen/BPF/BTF/float.ll
+2-2llvm/test/CodeGen/BPF/BTF/func-func-ptr.ll
+2-2llvm/test/CodeGen/BPF/BTF/func-non-void.ll
+2-2llvm/test/CodeGen/BPF/BTF/func-source.ll
+2-2llvm/test/CodeGen/BPF/BTF/func-typedef.ll
+2-2llvm/test/CodeGen/BPF/BTF/func-unused-arg.ll
+2-2llvm/test/CodeGen/BPF/BTF/func-void.ll
+2-2llvm/test/CodeGen/BPF/BTF/fwd-no-define.ll
+2-2llvm/test/CodeGen/BPF/BTF/fwd-with-define.ll
+2-2llvm/test/CodeGen/BPF/BTF/global-var-bss-and-data.ll
+2-2llvm/test/CodeGen/BPF/BTF/global-var-inited.ll
+2-2llvm/test/CodeGen/BPF/BTF/global-var-sec-readonly.ll
+2-2llvm/test/CodeGen/BPF/BTF/global-var-sec.ll
+2-2llvm/test/CodeGen/BPF/BTF/incomplete-debuginfo.ll
+2-2llvm/test/CodeGen/BPF/BTF/int.ll
+2-2llvm/test/CodeGen/BPF/BTF/local-var-readonly-1.ll
+2-2llvm/test/CodeGen/BPF/BTF/local-var-readonly-2.ll
+2-2llvm/test/CodeGen/BPF/BTF/local-var.ll
+2-2llvm/test/CodeGen/BPF/BTF/longlong.ll
+2-2llvm/test/CodeGen/BPF/BTF/map-def-2.ll
+2-2llvm/test/CodeGen/BPF/BTF/map-def-3.ll
+2-2llvm/test/CodeGen/BPF/BTF/map-def.ll
+2-2llvm/test/CodeGen/BPF/BTF/pruning-const.ll
+2-2llvm/test/CodeGen/BPF/BTF/pruning-dup-ptr-struct.ll
+2-2llvm/test/CodeGen/BPF/BTF/pruning-multi-derived-type.ll
+2-2llvm/test/CodeGen/BPF/BTF/pruning-typedef.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-const-void.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-func-1.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-func-2.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-func-3.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-int.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-prune-type.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-void.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-volatile-const-void.ll
+2-2llvm/test/CodeGen/BPF/BTF/ptr-volatile-void.ll
+2-2llvm/test/CodeGen/BPF/BTF/restrict-ptr.ll
+2-2llvm/test/CodeGen/BPF/BTF/short.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-func.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-var-derived-type.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-var-inited-sec.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-var-inited.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-var-readonly-sec.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-var-readonly.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-var-sec.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-var-zerolen-array.ll
+2-2llvm/test/CodeGen/BPF/BTF/static-var.ll
+2-2llvm/test/CodeGen/BPF/BTF/struct-anon-2.ll
+2-2llvm/test/CodeGen/BPF/BTF/struct-anon.ll
+2-2llvm/test/CodeGen/BPF/BTF/struct-basic.ll
+2-2llvm/test/CodeGen/BPF/BTF/struct-bitfield-typedef.ll
+2-2llvm/test/CodeGen/BPF/BTF/struct-enum.ll
+2-2llvm/test/CodeGen/BPF/BTF/tag-1.ll
+2-2llvm/test/CodeGen/BPF/BTF/tag-2.ll
+2-2llvm/test/CodeGen/BPF/BTF/tag-extern-func.ll
+2-2llvm/test/CodeGen/BPF/BTF/tag-typedef.ll
+2-2llvm/test/CodeGen/BPF/BTF/type-tag-fixup-fwd.ll
+2-2llvm/test/CodeGen/BPF/BTF/type-tag-fixup-resolved.ll
+2-2llvm/test/CodeGen/BPF/BTF/type-tag-var.ll
+2-2llvm/test/CodeGen/BPF/BTF/uchar.ll
+2-2llvm/test/CodeGen/BPF/BTF/uint.ll
+2-2llvm/test/CodeGen/BPF/BTF/ulonglong.ll
+2-2llvm/test/CodeGen/BPF/BTF/union-array-typedef.ll
+2-2llvm/test/CodeGen/BPF/BTF/ushort.ll
+2-2llvm/test/CodeGen/BPF/BTF/weak-global-2.ll
+2-2llvm/test/CodeGen/BPF/BTF/weak-global-3.ll
+2-2llvm/test/CodeGen/BPF/BTF/weak-global.ll
+3-1clang/lib/Format/ContinuationIndenter.cpp
+2-2llvm/test/CodeGen/BPF/atomics.ll
+2-2llvm/test/DebugInfo/NVPTX/debug-ptx-symbols.ll
+2-2llvm/test/DebugInfo/MIR/X86/propagate-entry-value-cross-bbs.mir
+2-2llvm/test/DebugInfo/MIR/X86/multiple-param-dbg-value-entry.mir
+2-2llvm/test/DebugInfo/MIR/X86/live-debug-values-spill.mir
+2-2llvm/test/DebugInfo/MIR/X86/entry-values-diamond-bbs.mir
+2-2llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir
+2-2llvm/test/CodeGen/XCore/mul64.ll
+2-2llvm/test/CodeGen/XCore/llvm-intrinsics.ll
+2-2llvm/test/CodeGen/XCore/globals.ll
+2-2llvm/test/CodeGen/X86/vector-shift-shl-512.ll
+2-2llvm/test/CodeGen/BPF/dwarfdump.ll
+2-2llvm/test/CodeGen/BPF/i128.ll
+2-2llvm/test/CodeGen/BPF/inline_asm.ll
+2-2llvm/test/CodeGen/BPF/inlineasm-wreg.ll
+2-2llvm/test/CodeGen/BPF/intrinsics.ll
+2-2llvm/test/CodeGen/X86/vector-fshl-sub128.ll
+2-2llvm/test/CodeGen/BPF/memcmp.ll
+2-2llvm/test/CodeGen/BPF/memcpy-expand-in-order.ll
+2-2llvm/test/CodeGen/X86/stack-frame-layout-remarks.ll
+2-2llvm/test/CodeGen/BPF/optnone-2.ll
+4-0clang/lib/CodeGen/CGDeclCXX.cpp
+2-2llvm/test/CodeGen/BPF/remove_truncate_6.ll
+2-2llvm/test/CodeGen/BPF/remove_truncate_9.ll
+2-2llvm/test/CodeGen/BPF/rodata_1.ll
+2-2llvm/test/CodeGen/BPF/rodata_2.ll
+2-2llvm/test/CodeGen/BPF/rodata_3.ll
+2-2llvm/test/CodeGen/BPF/rodata_4.ll
+2-2llvm/test/CodeGen/BPF/rodata_5.ll
+2-2llvm/test/CodeGen/X86/apx/or.ll
+2-2llvm/test/CodeGen/BPF/sdiv_to_mul.ll
+2-2llvm/test/CodeGen/BPF/setcc.ll
+2-2llvm/test/CodeGen/SPARC/stack-align.ll
+2-2llvm/test/CodeGen/SPARC/setjmp.ll
+2-2llvm/test/CodeGen/SPARC/multiple-div.ll
+2-2llvm/test/CodeGen/SPARC/inlineasm-bad.ll
+2-2llvm/test/CodeGen/BPF/undef.ll
+2-2llvm/test/CodeGen/SPARC/float-constants.ll
+2-2llvm/test/CodeGen/BPF/xadd.ll
+2-2clang/cmake/caches/Fuchsia-stage2.cmake
+2-2llvm/test/CodeGen/SPARC/atomics.ll
+2-2llvm/test/CodeGen/SPARC/alloca-align.ll
+2-2llvm/test/CodeGen/SPARC/LeonInsertNOPLoadPassUT.ll
+2-2llvm/test/CodeGen/SPARC/LeonFixAllFDIVSQRTPassUT.ll
+2-2llvm/test/CodeGen/SPARC/64atomics.ll
+2-2llvm/test/CodeGen/SPARC/64abi.ll
+2-2llvm/test/CodeGen/Hexagon/abi-padding.ll
+2-2llvm/test/CodeGen/SPARC/2013-05-17-CallFrame.ll
+2-2llvm/test/CodeGen/SPARC/2011-01-19-DelaySlot.ll
+2-2llvm/test/CodeGen/SPARC/2011-01-11-CC.ll
+2-2clang-tools-extra/test/clang-tidy/checkers/modernize/use-std-print.cpp
+2-2llvm/test/CodeGen/Hexagon/addh.ll
+2-2llvm/test/CodeGen/RISCV/rvv/vsra-sdnode.ll
+2-2clang-tools-extra/test/clang-tidy/checkers/modernize/use-std-print-absl.cpp
+2-2clang-tools-extra/test/clang-tidy/checkers/modernize/use-std-format.cpp
+2-2llvm/test/CodeGen/Hexagon/instrprof-custom.ll
+2-2llvm/test/CodeGen/RISCV/rvv/vl-opt-op-info.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/alu32_alu.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/alu32_perm.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/cr.ll
+3-1llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/v65.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/xtype_alu.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/xtype_bit.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/xtype_complex.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/xtype_fp.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/xtype_mpy.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/xtype_perm.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/xtype_pred.ll
+2-2llvm/test/CodeGen/Hexagon/intrinsics/xtype_shift.ll
+2-2llvm/test/CodeGen/Hexagon/isel-extload-i1.ll
+2-2llvm/test/CodeGen/Hexagon/load-widen.ll
+2-2llvm/test/CodeGen/Hexagon/loop-idiom/pmpy-infinite-loop.ll
+2-2llvm/test/CodeGen/Hexagon/autohvx/addi-offset-opt-addr-mode.ll
+2-2llvm/test/CodeGen/Hexagon/loop-idiom/pmpy-long-loop.ll
+2-2llvm/test/CodeGen/Hexagon/loop-idiom/pmpy-mod.ll
+2-2llvm/test/CodeGen/Hexagon/loop-idiom/pmpy-shiftconv-fail.ll
+2-2llvm/test/CodeGen/Hexagon/mulhs.ll
+2-2llvm/test/CodeGen/Hexagon/opt-addr-mode.ll
+2-2llvm/test/CodeGen/Hexagon/optimize-mux.ll
+2-2llvm/test/CodeGen/Hexagon/plt-rel.ll
+2-2llvm/test/CodeGen/Hexagon/save-regs-thresh.ll
+2-2llvm/test/CodeGen/NVPTX/zeroext-32bit.ll
+2-2llvm/test/CodeGen/NVPTX/wmma-ptx71-sm80.py
+2-2llvm/test/CodeGen/NVPTX/wmma-ptx65-sm75.py
+2-2llvm/test/CodeGen/NVPTX/wmma-ptx64-sm70.py
+2-2llvm/test/CodeGen/NVPTX/wmma-ptx63-sm75.py
+2-2llvm/test/CodeGen/NVPTX/wmma-ptx63-sm72.py
+2-2llvm/test/CodeGen/NVPTX/wmma-ptx61-sm70.py
+2-2llvm/test/CodeGen/NVPTX/wmma-ptx60-sm70.py
+2-2llvm/test/CodeGen/NVPTX/weak-linkage.ll
+2-2llvm/test/CodeGen/NVPTX/vote.ll
+2-2llvm/test/CodeGen/NVPTX/vector-loads.ll
+2-2llvm/test/CodeGen/NVPTX/vector-global.ll
+2-2llvm/test/CodeGen/NVPTX/vector-call.ll
+2-2llvm/test/CodeGen/NVPTX/vector-args.ll
+2-2llvm/test/CodeGen/NVPTX/vec8.ll
+2-2llvm/test/CodeGen/NVPTX/vec-param-load.ll
+2-2llvm/test/CodeGen/NVPTX/variadics-backend.ll
+2-2llvm/test/CodeGen/Hexagon/ctor.ll
+2-2llvm/test/CodeGen/NVPTX/unaligned-param-load-store.ll
+2-2llvm/test/CodeGen/NVPTX/tid-range.ll
+2-2llvm/test/CodeGen/Hexagon/sdata-explicit-section.ll
+2-2llvm/test/CodeGen/Hexagon/sdata-stack-guard.ll
+2-2llvm/test/CodeGen/NVPTX/surf-write.ll
+2-2llvm/test/CodeGen/Hexagon/simplify64bitops_7223.ll
+2-2llvm/test/CodeGen/Hexagon/sub-add.ll
+2-2llvm/test/CodeGen/NVPTX/store-undef.ll
+2-2llvm/test/CodeGen/NVPTX/sqrt-approx.ll
+2-2llvm/test/CodeGen/Hexagon/copy-to-combine-const64.mir
+2-2llvm/test/CodeGen/NVPTX/shift-parts.ll
+2-2llvm/test/CodeGen/NVPTX/shfl.ll
+2-2llvm/test/CodeGen/NVPTX/shfl-sync.ll
+2-2llvm/test/CodeGen/NVPTX/shfl-sync-p.ll
+2-2llvm/test/CodeGen/NVPTX/shfl-p.ll
+2-2llvm/test/CodeGen/NVPTX/sext-params.ll
+2-2llvm/test/CodeGen/NVPTX/sext-in-reg.ll
+2-2llvm/test/CodeGen/NVPTX/setmaxnreg.ll
+2-2llvm/test/CodeGen/NVPTX/sched2.ll
+2-2llvm/test/CodeGen/NVPTX/sched1.ll
+2-2llvm/test/CodeGen/NVPTX/rsqrt.ll
+2-2llvm/test/CodeGen/NVPTX/rotate_64.ll
+2-2llvm/test/CodeGen/NVPTX/reg-copy.ll
+2-2llvm/test/CodeGen/NVPTX/refl1.ll
+2-2llvm/test/CodeGen/NVPTX/redux-sync.ll
+2-2llvm/test/CodeGen/NVPTX/read-global-variable-constant.ll
+2-2llvm/test/CodeGen/NVPTX/rcp-opt.ll
+2-2llvm/test/CodeGen/NVPTX/pr17529.ll
+2-2llvm/test/CodeGen/NVPTX/pr16278.ll
+2-2llvm/test/CodeGen/NVPTX/pow2_mask_cmp.ll
+2-2llvm/test/CodeGen/NVPTX/param-overalign.ll
+2-2llvm/test/CodeGen/NVPTX/param-load-store.ll
+2-2llvm/test/CodeGen/NVPTX/nvcl-param-align.ll
+2-2llvm/test/CodeGen/NVPTX/nounroll.ll
+2-2llvm/test/CodeGen/NVPTX/noreturn.ll
+2-2llvm/test/CodeGen/NVPTX/no-extra-parens.ll
+2-2llvm/test/CodeGen/Hexagon/autohvx/isel-widen-truncate-op.ll
+2-2llvm/test/CodeGen/NVPTX/nanosleep.ll
+2-2llvm/test/CodeGen/NVPTX/module-inline-asm.ll
+2-2llvm/test/CodeGen/NVPTX/misaligned-vector-ldst.ll
+2-2llvm/test/CodeGen/NVPTX/minmax-negative.ll
+2-2llvm/test/CodeGen/NVPTX/maxclusterrank.ll
+2-2llvm/test/CodeGen/NVPTX/max-align.ll
+2-2llvm/test/CodeGen/Hexagon/autohvx/minmax-float.ll
+2-2llvm/test/CodeGen/NVPTX/math-intrins-sm86-ptx72.ll
+2-2llvm/test/CodeGen/NVPTX/math-intrins-sm86-ptx72-autoupgrade.ll
+2-2llvm/test/CodeGen/NVPTX/math-intrins-sm80-ptx70.ll
+2-2llvm/test/CodeGen/NVPTX/math-intrins-sm80-ptx70-autoupgrade.ll
+2-2llvm/test/CodeGen/NVPTX/math-intrins-sm53-ptx42.ll
+2-2llvm/test/CodeGen/NVPTX/match.ll
+2-2llvm/test/CodeGen/NVPTX/machine-sink.ll
+2-2llvm/test/CodeGen/NVPTX/lower-kernel-ptr-arg.ll
+2-2llvm/test/CodeGen/NVPTX/lower-alloca.ll
+2-2llvm/test/CodeGen/NVPTX/lower-aggr-copies.ll
+2-2llvm/test/CodeGen/Hexagon/swp-vsum.ll
+2-2llvm/test/CodeGen/NVPTX/load-store-sm-90.ll
+2-2llvm/test/CodeGen/NVPTX/load-store-sm-70.ll
+2-2llvm/test/CodeGen/NVPTX/load-sext-i1.ll
+2-2llvm/test/CodeGen/NVPTX/ldu-reg-plus-offset.ll
+2-2llvm/test/CodeGen/NVPTX/ldu-ldg.ll
+2-2llvm/test/CodeGen/NVPTX/ldu-i8.ll
+2-2llvm/test/CodeGen/NVPTX/ldparam-v4.ll
+2-2llvm/test/CodeGen/Hexagon/tinycore.ll
+2-2llvm/test/CodeGen/NVPTX/kernel-param-align.ll
+2-2llvm/test/CodeGen/NVPTX/isspacep.ll
+2-2llvm/test/CodeGen/NVPTX/intrinsics-sm90.ll
+2-2llvm/test/CodeGen/NVPTX/inlineasm-output-template.ll
+2-2llvm/test/CodeGen/NVPTX/inline-asm.ll
+2-2llvm/test/CodeGen/NVPTX/inline-asm-b128-test3.ll
+2-2llvm/test/CodeGen/NVPTX/inline-asm-b128-test2.ll
+2-2llvm/test/CodeGen/NVPTX/inline-asm-b128-test1.ll
+2-2llvm/test/CodeGen/NVPTX/indirect_byval.ll
+2-2llvm/test/CodeGen/Hexagon/autohvx/vector-compare-float.ll
+2-2llvm/test/CodeGen/NVPTX/imad.ll
+2-2llvm/test/CodeGen/NVPTX/i8-param.ll
+2-2llvm/test/CodeGen/Hexagon/autohvx/vmpy-parts.ll
+2-2llvm/test/CodeGen/Hexagon/v6-vecpred-copy.ll
+2-2llvm/test/CodeGen/NVPTX/i128-struct.ll
+2-2llvm/test/CodeGen/NVPTX/i128-retval.ll
+2-2llvm/test/CodeGen/NVPTX/i128-param.ll
+2-2llvm/test/CodeGen/NVPTX/i128-global.ll
+2-2llvm/test/CodeGen/NVPTX/i1-param.ll
+2-2llvm/test/CodeGen/NVPTX/i1-load-lower.ll
+2-2llvm/test/CodeGen/NVPTX/i1-int-to-fp.ll
+2-2llvm/test/CodeGen/NVPTX/i1-icmp.ll
+2-2llvm/test/CodeGen/NVPTX/i1-global.ll
+2-2llvm/test/CodeGen/NVPTX/i1-ext-load.ll
+2-2llvm/test/CodeGen/NVPTX/i1-array-global.ll
+2-2llvm/test/CodeGen/NVPTX/half.ll
+2-2llvm/test/CodeGen/NVPTX/globals_init.ll
+2-2llvm/test/CodeGen/NVPTX/global-visibility.ll
+2-2llvm/test/CodeGen/NVPTX/global-incomplete-init.ll
+2-2llvm/test/CodeGen/NVPTX/generic-to-nvvm.ll
+2-2llvm/test/CodeGen/NVPTX/funnel-shift-clamp.ll
+2-2llvm/test/CodeGen/NVPTX/function-align.ll
+2-2llvm/test/CodeGen/NVPTX/fp16.ll
+2-2llvm/test/CodeGen/NVPTX/fp-literals.ll
+2-2llvm/test/CodeGen/NVPTX/fns.ll
+2-2llvm/test/CodeGen/Hexagon/v6vec-vprint.ll
+2-2llvm/test/CodeGen/Hexagon/bit-phi.ll
+2-2llvm/test/CodeGen/Hexagon/v6vec_inc1.ll
+2-2llvm/test/CodeGen/Hexagon/v6vect-locals1.ll
+2-2llvm/test/CodeGen/NVPTX/filetype-null.ll
+2-2llvm/test/CodeGen/NVPTX/fence-sm-90.ll
+2-2llvm/test/CodeGen/NVPTX/fence-proxy-tensormap.ll
+2-2llvm/test/CodeGen/NVPTX/fast-math.ll
+2-2llvm/test/CodeGen/NVPTX/f16-ex2.ll
+2-1libc/src/unistd/getpid.h
+2-1libc/src/unistd/getppid.h
+2-1libc/src/unistd/getuid.h
+2-1bolt/include/bolt/Passes/ADRRelaxationPass.h
+1-2clang-tools-extra/clang-tidy/readability/RedundantAccessSpecifiersCheck.h
+3-0clang/include/clang/Basic/Sanitizers.def
+3-0clang/lib/AST/Expr.cpp
+1-2clang/lib/CodeGen/CoverageMappingGen.cpp
+2-1clang/test/Modules/ExtDebugInfo.m
+3-0clang/test/SemaOpenACC/data-construct-copy-clause.c
+3-0clang/test/SemaOpenACC/data-construct-no_create-clause.c
+1-2clang/test/SemaOpenACC/data-construct-wait-clause.c
+2-1flang/include/flang/Common/Fortran.h
+2-1flang/include/flang/Evaluate/real.h
+2-1flang/lib/Lower/OpenACC.cpp
+3-0flang/lib/Semantics/check-arithmeticif.cpp
+3-0libc/config/linux/arm/entrypoints.txt
+3-0libc/hdr/CMakeLists.txt
+2-1libc/src/unistd/fork.h
+2-1libc/src/unistd/ftruncate.h
+2-1libc/src/unistd/getcwd.h
+2-1libc/src/unistd/geteuid.h
+2-1libc/src/unistd/lseek.h
+2-1libc/src/unistd/truncate.h
+3-0libcxx/docs/ReleaseNotes/20.rst
+2-1libcxx/include/__memory/allocator.h
+2-1libcxx/include/__memory/unique_temporary_buffer.h
+2-1libcxx/include/__memory_resource/polymorphic_allocator.h
+2-1libcxx/include/__utility/small_buffer.h
+3-0libunwind/include/__libunwind_config.h
+3-0lld/ELF/InputSection.cpp
+3-0lld/ELF/Relocations.h
+2-1lld/test/COFF/arm64ec-codemap.test
+2-1lld/test/COFF/arm64ec-entry-thunk.s
+3-0lldb/include/lldb/Host/Editline.h
+2-1lldb/source/Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp
+0-3lldb/source/Plugins/SymbolFile/DWARF/SymbolFileDWARF.h
+0-3lldb/source/Plugins/SymbolFile/DWARF/SymbolFileDWARFDebugMap.h
+0-3llvm/cmake/modules/LLVMProcessSources.cmake
+3-0llvm/docs/RISCV/RISCVVectorExtension.rst
+3-0llvm/include/llvm/CodeGen/SelectionDAG.h
+2-1llvm/include/llvm/InitializePasses.h
+2-1llvm/include/llvm/LinkAllPasses.h
+2-1llvm/include/llvm/Target/TargetLoweringObjectFile.h
+2-1llvm/include/llvm/TargetParser/Triple.h
+2-1llvm/lib/Analysis/Analysis.cpp
+2-1llvm/lib/CodeGen/AsmPrinter/DwarfCFIException.cpp
+3-0llvm/lib/DebugInfo/LogicalView/LVReaderHandler.cpp
+2-1llvm/lib/Target/SPIRV/SPIRVBuiltins.h
+2-1llvm/lib/Transforms/Scalar/SROA.cpp
+1-2llvm/test/CodeGen/AArch64/GlobalISel/legalize-ext.mir
+1-2llvm/test/CodeGen/AArch64/illegal-floating-point-vector-compares.ll
+1-2llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-splat-vector.ll
+1-2llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-phi.mir
+1-2llvm/test/CodeGen/AMDGPU/regalloc-illegal-eviction-assert.ll
+1-2llvm/test/CodeGen/RISCV/GlobalISel/double-arith.ll
+1-2llvm/test/CodeGen/RISCV/GlobalISel/float-arith.ll
+2-1llvm/test/CodeGen/RISCV/O3-pipeline.ll
+2-1llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll
+2-1llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-changes-length.ll
+1-2llvm/test/CodeGen/RISCV/rvv/pr63459.ll
+1-2llvm/test/CodeGen/RISCV/rvv/vdivu-vp.ll
+1-2llvm/test/CodeGen/RISCV/rvv/vmaxu-vp.ll
+1-2llvm/test/CodeGen/RISCV/rvv/vminu-vp.ll
+1-2llvm/test/CodeGen/RISCV/rvv/vremu-vp.ll
+1-2llvm/test/CodeGen/RISCV/rvv/vsadd-vp.ll
+1-2llvm/test/CodeGen/RISCV/rvv/vsaddu-vp.ll
+0-3llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll
+1-2llvm/test/CodeGen/RISCV/rvv/vshl-vp.ll
+1-2llvm/test/CodeGen/RISCV/rvv/vsrl-vp.ll
+1-2llvm/test/MC/Disassembler/AArch64/armv8r-sysreg.txt
+1-2llvm/test/MC/Disassembler/AArch64/armv9.6a-lsui.txt
+1-2llvm/test/MC/Disassembler/AArch64/armv9.6a-occmo.txt
+1-2llvm/test/MC/Disassembler/AArch64/armv9.6a-pcdphint.txt
+1-2llvm/test/MC/Disassembler/AArch64/armv9.6a-rme-gpc3.txt
+1-2llvm/test/MC/Disassembler/AArch64/armv9.6a-srmask.txt
+1-2llvm/test/Transforms/LoopVectorize/AArch64/scalable-avoid-scalarization.ll
+1-2llvm/test/Transforms/LoopVectorize/AArch64/sve-tail-folding.ll
+1-2llvm/test/Transforms/LoopVectorize/RISCV/mask-index-type.ll
+1-2llvm/test/Transforms/LoopVectorize/RISCV/pr87378-vpinstruction-or-drop-poison-generating-flags.ll
+1-2llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-interleave.ll
+1-2llvm/test/Transforms/LoopVectorize/outer_loop_scalable.ll
+2-1llvm/unittests/IR/CMakeLists.txt
+3-0mlir/include/mlir-c/Dialect/LLVM.h
+2-1mlir/lib/Dialect/Tensor/IR/TensorOps.cpp
+2-1mlir/lib/Target/LLVMIR/Dialect/GPU/SelectObjectAttr.cpp
+3-0mlir/test/Dialect/GPU/module-to-binary-nvvm.mlir
+2-1mlir/test/lib/Interfaces/TilingInterface/TestTilingInterfaceTransformOps.cpp
+0-3polly/cmake/polly_macros.cmake
+1-1llvm/test/CodeGen/Hexagon/extload-combine.ll
+1-1llvm/test/CodeGen/Hexagon/extract_0bits.ll
+1-1llvm/test/CodeGen/Hexagon/extractu_0bits.ll
+1-1llvm/test/CodeGen/Hexagon/fadd.ll
+1-1llvm/test/CodeGen/Hexagon/fcmp.ll
+1-1llvm/test/CodeGen/Hexagon/feature-compound.ll
+1-1llvm/test/CodeGen/Hexagon/feature-memops.ll
+1-1llvm/test/CodeGen/Hexagon/find-loop-instr.ll
+1-1llvm/test/CodeGen/Hexagon/find-loop.ll
+1-1llvm/test/CodeGen/Hexagon/fixed-spill-mutable.ll
+1-1llvm/test/CodeGen/Hexagon/float-amode.ll
+1-1llvm/test/CodeGen/Hexagon/float-bitcast.ll
+1-1llvm/test/CodeGen/Hexagon/float-const64-G0.ll
+1-1llvm/test/CodeGen/Hexagon/float-gen-cmpop.ll
+1-1llvm/test/CodeGen/Hexagon/float.ll
+1-1llvm/test/CodeGen/Hexagon/floatconvert-ieee-rnd-near.ll
+1-1llvm/test/CodeGen/Hexagon/fltnvjump.ll
+1-1llvm/test/CodeGen/Hexagon/fmadd.ll
+1-1llvm/test/CodeGen/Hexagon/fminmax.ll
+1-1llvm/test/CodeGen/Hexagon/fmul-v67.ll
+1-1llvm/test/CodeGen/Hexagon/fmul.ll
+1-1llvm/test/CodeGen/Hexagon/formal-args-i1.ll
+1-1llvm/test/CodeGen/Hexagon/fp16.ll
+1-1llvm/test/CodeGen/Hexagon/fp_latency.ll
+1-1llvm/test/CodeGen/Hexagon/fpelim-basic.ll
+1-1llvm/test/CodeGen/Hexagon/frame-offset-overflow.ll
+1-1llvm/test/CodeGen/Hexagon/fsel.ll
+1-1llvm/test/CodeGen/Hexagon/fsub.ll
+1-1llvm/test/CodeGen/Hexagon/funnel-shift.ll
+1-1llvm/test/CodeGen/Hexagon/fusedandshift.ll
+1-1llvm/test/CodeGen/Hexagon/generate-const-buildvector32.ll
+1-1llvm/test/CodeGen/Hexagon/getBlockAddress.ll
+1-1llvm/test/CodeGen/Hexagon/glob-align-volatile.ll
+1-1llvm/test/CodeGen/Hexagon/global-const-gep.ll
+1-1llvm/test/CodeGen/Hexagon/global-ctor-pcrel.ll
+1-1llvm/test/CodeGen/Hexagon/global64bitbug.ll
+1-1llvm/test/CodeGen/Hexagon/gp-plus-offset-load.ll
+1-1llvm/test/CodeGen/Hexagon/gp-plus-offset-store.ll
+1-1llvm/test/CodeGen/Hexagon/gp-rel.ll
+1-1llvm/test/CodeGen/Hexagon/hasfp-crash1.ll
+1-1llvm/test/CodeGen/Hexagon/hasfp-crash2.ll
+1-1llvm/test/CodeGen/Hexagon/hello-world-v55.ll
+1-1llvm/test/CodeGen/Hexagon/hello-world-v60.ll
+1-1llvm/test/CodeGen/Hexagon/hexagon-cond-jumpr31.ll
+1-1llvm/test/CodeGen/Hexagon/hexagon-copy-hoisting.mir
+1-1llvm/test/CodeGen/Hexagon/hexagon-tfr-add.ll
+1-1llvm/test/CodeGen/Hexagon/hexagon-verify-implicit-use.ll
+1-1llvm/test/CodeGen/Hexagon/hexagon_cfi_offset.ll
+1-1llvm/test/CodeGen/Hexagon/hidden-relocation.ll
+1-1llvm/test/CodeGen/Hexagon/honor-optsize.ll
+1-1llvm/test/CodeGen/Hexagon/hrc-stack-coloring.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-bitcast-v64i1.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-byte-store-double.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-byte-store.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-concat-lower.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-dbl-dual-output.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-double-vzero.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-dual-output.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-isel-vselect-v256i16.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-nontemporal.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-reuse-fi-base.ll
+1-1llvm/test/CodeGen/Hexagon/hvx-vzero.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-cleanup.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-const.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-crit-edge.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-dbg-register.mir
+1-1llvm/test/CodeGen/Hexagon/hwloop-dbg.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-ice.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-le.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-long.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-loop1.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-lt.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-lt1.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-missed.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-ne.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-noreturn-call.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-ph-deadcode.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-phi-subreg.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-pos-ivbump1.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-preh.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-preheader.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-range.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-recursion.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-redef-imm.mir
+1-1llvm/test/CodeGen/Hexagon/hwloop-subreg.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-swap.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-with-return-call.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-wrap.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop-wrap2.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop1.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop2.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop3.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop4.ll
+1-1llvm/test/CodeGen/Hexagon/hwloop5.ll
+1-1llvm/test/CodeGen/Hexagon/hx_V6_lo_hi.ll
+1-1llvm/test/CodeGen/Hexagon/i128-bitop.ll
+1-1llvm/test/CodeGen/Hexagon/i16_VarArg.ll
+1-1llvm/test/CodeGen/Hexagon/i1_VarArg.ll
+1-1llvm/test/CodeGen/Hexagon/i8_VarArg.ll
+1-1llvm/test/CodeGen/Hexagon/idxload-with-zero-offset.ll
+1-1llvm/test/CodeGen/Hexagon/ifcvt-common-kill.mir
+1-1llvm/test/CodeGen/Hexagon/ifcvt-diamond-bad.ll
+1-1llvm/test/CodeGen/Hexagon/ifcvt-diamond-bug-2016-08-26.ll
+1-1llvm/test/CodeGen/Hexagon/ifcvt-diamond-ret.mir
+1-1llvm/test/CodeGen/Hexagon/ifcvt-edge-weight.ll
+1-1llvm/test/CodeGen/Hexagon/ifcvt-impuse-livein.mir
+1-1llvm/test/CodeGen/Hexagon/ifcvt-live-subreg.mir
+1-1llvm/test/CodeGen/Hexagon/ifcvt-simple-bprob.ll
+1-1llvm/test/CodeGen/Hexagon/ignore-terminal-mbb.ll
+1-1llvm/test/CodeGen/Hexagon/imm-range-check.ll
+1-1llvm/test/CodeGen/Hexagon/indirect-br.ll
+1-1llvm/test/CodeGen/Hexagon/initial-exec.ll
+1-1llvm/test/CodeGen/Hexagon/inline-asm-a.ll
+1-1llvm/test/CodeGen/Hexagon/inline-asm-bad-constraint.ll
+1-1llvm/test/CodeGen/Hexagon/inline-asm-clobber-lr.ll
+1-1llvm/test/CodeGen/Hexagon/inline-asm-error.ll
+1-1llvm/test/CodeGen/Hexagon/inline-asm-hexagon.ll
+1-1llvm/test/CodeGen/Hexagon/inline-asm-i1.ll
+1-1llvm/test/CodeGen/Hexagon/inline-asm-qv.ll
+1-1llvm/test/CodeGen/Hexagon/inline-asm-vecpred128.ll
+1-1llvm/test/CodeGen/Hexagon/inline-division-space.ll
+1-1llvm/test/CodeGen/Hexagon/inline-division.ll
+1-1llvm/test/CodeGen/Hexagon/insert-basic.ll
+1-1llvm/test/CodeGen/Hexagon/insert.ll
+1-1llvm/test/CodeGen/Hexagon/insert4.ll
+1-1llvm/test/CodeGen/Hexagon/early-if-spare.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v60-alu.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v60-misc.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v60-permute.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v60-shift.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v60-vcmp.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v60-vmpy-acc-128B.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v60-vmpy-acc.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v60-vmpy.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v66.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics-v67.ll
+1-1llvm/test/CodeGen/Hexagon/early-if-predicator.mir
+1-1llvm/test/CodeGen/Hexagon/early-if-phi-i1.ll
+1-1llvm/test/CodeGen/Hexagon/early-if-merge-loop.ll
+1-1llvm/test/CodeGen/Hexagon/early-if-low8.mir
+1-1llvm/test/CodeGen/Hexagon/early-if-debug.mir
+1-1llvm/test/CodeGen/Hexagon/early-if-conversion-bug1.ll
+1-1llvm/test/CodeGen/Hexagon/early-if-conv-lifetime.mir
+1-1llvm/test/CodeGen/Hexagon/intrinsics/byte-store-double.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics/byte-store.ll
+1-1llvm/test/CodeGen/Hexagon/dwarf-discriminator.ll
+1-1llvm/test/CodeGen/Hexagon/duplex-addi-global-imm.mir
+1-1llvm/test/CodeGen/Hexagon/intrinsics/llsc_bundling.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics/system_user.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics/v65-gather-double.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics/v65-gather.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics/v65-scatter-double.ll
+1-1llvm/test/CodeGen/Hexagon/dont_rotate_pregs_at_O2.ll
+1-1llvm/test/CodeGen/Hexagon/intrinsics/v65-scatter.ll
+1-1llvm/test/CodeGen/Hexagon/dmul.ll
+1-1llvm/test/CodeGen/Hexagon/disable-const64.ll
+1-1llvm/test/CodeGen/Hexagon/dhry_stall.ll
+1-1llvm/test/CodeGen/Hexagon/dhry_proc8.ll
+1-1llvm/test/CodeGen/Hexagon/dhry.ll
+1-1llvm/test/CodeGen/Hexagon/dfp.ll
+1-1llvm/test/CodeGen/Hexagon/df-min-max.ll
+1-1llvm/test/CodeGen/Hexagon/deflate.ll
+1-1llvm/test/CodeGen/Hexagon/default-align.ll
+1-1llvm/test/CodeGen/Hexagon/invalid-dotnew-attempt.mir
+1-1llvm/test/CodeGen/Hexagon/invalid-memrefs.ll
+1-1llvm/test/CodeGen/Hexagon/is-legal-void.ll
+1-1llvm/test/CodeGen/Hexagon/isel-bitcast-v1i8-i8.ll
+1-1llvm/test/CodeGen/Hexagon/isel-bitcast-v8i1-i8.ll
+1-1llvm/test/CodeGen/Hexagon/isel-bitcast-v8i8-v4i16.ll
+1-1llvm/test/CodeGen/Hexagon/isel-buildvector-v2f16.ll
+1-1llvm/test/CodeGen/Hexagon/isel-combine-half.ll
+1-1llvm/test/CodeGen/Hexagon/isel-dcfetch-intrin-map.ll
+1-1llvm/test/CodeGen/Hexagon/isel-exti1.ll
+1-1llvm/test/CodeGen/Hexagon/def-undef-deps.ll
+1-1llvm/test/CodeGen/Hexagon/isel-extract-pred.ll
+1-1llvm/test/CodeGen/Hexagon/isel-global-offset-alignment.ll
+1-1llvm/test/CodeGen/Hexagon/isel-hvx-pred-bitcast-order.ll
+1-1llvm/test/CodeGen/Hexagon/isel-i1arg-crash.ll
+1-1llvm/test/CodeGen/Hexagon/isel-insert-pred.ll
+1-1llvm/test/CodeGen/Hexagon/isel-memory-vNi1.ll
+1-1llvm/test/CodeGen/Hexagon/isel-minmax-v64bit.ll
+1-1llvm/test/CodeGen/Hexagon/isel-op-zext-i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel-prefer.ll
+1-1llvm/test/CodeGen/Hexagon/isel-select-v4i8.ll
+1-1llvm/test/CodeGen/Hexagon/isel-setcc-i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel-setcc-legalize-loop.ll
+1-1llvm/test/CodeGen/Hexagon/isel-simplify-crash.ll
+1-1llvm/test/CodeGen/Hexagon/isel-splat-vector-crash.ll
+1-1llvm/test/CodeGen/Hexagon/isel-splat-vector-dag-crash.ll
+1-1llvm/test/CodeGen/Hexagon/isel-splat-vector-neg-i8.ll
+1-1llvm/test/CodeGen/Hexagon/isel-store-rr-i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel-uaddo-1-i64.ll
+1-1llvm/test/CodeGen/Hexagon/isel-uaddo-1.ll
+1-1llvm/test/CodeGen/Hexagon/isel-v3i16.ll
+1-1llvm/test/CodeGen/Hexagon/isel-vacopy.ll
+1-1llvm/test/CodeGen/Hexagon/isel-vlsr-v2i16.ll
+1-1llvm/test/CodeGen/Hexagon/isel-vselect-v4i8.ll
+1-1llvm/test/CodeGen/Hexagon/isel-zext-vNi1.ll
+1-1llvm/test/CodeGen/Hexagon/isel/cmp-i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel/cmp-v2i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel/cmp-v4i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel/cmp-v8i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel/extload-i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel/logical.ll
+1-1llvm/test/CodeGen/Hexagon/isel/mulh-scalar.ll
+1-1llvm/test/CodeGen/Hexagon/isel/select-i1.ll
+1-1llvm/test/CodeGen/Hexagon/isel/select-vec.ll
+1-1llvm/test/CodeGen/Hexagon/isel/trunc-vNi1.ll
+1-1llvm/test/CodeGen/Hexagon/jump-prob.ll
+1-1llvm/test/CodeGen/Hexagon/jump-table-g0.ll
+1-1llvm/test/CodeGen/Hexagon/jump-table-isel.ll
+1-1llvm/test/CodeGen/Hexagon/large-number-of-preds.ll
+1-1llvm/test/CodeGen/Hexagon/late-pred.ll
+1-1llvm/test/CodeGen/Hexagon/late_instr.ll
+1-1llvm/test/CodeGen/Hexagon/lcomm.ll
+1-1llvm/test/CodeGen/Hexagon/ldst_vector_offset.ll
+1-1llvm/test/CodeGen/Hexagon/livephysregs-add-pristines.mir
+1-1llvm/test/CodeGen/Hexagon/livephysregs-lane-masks.mir
+1-1llvm/test/CodeGen/Hexagon/livephysregs-lane-masks2.mir
+1-1llvm/test/CodeGen/Hexagon/livephysregs-regmask-clobber.mir
+1-1llvm/test/CodeGen/Hexagon/load-abs.ll
+1-1llvm/test/CodeGen/Hexagon/load-const-extend-opt.ll
+1-1llvm/test/CodeGen/Hexagon/debug-prologue.ll
+1-1llvm/test/CodeGen/Hexagon/loadi1-G0.ll
+1-1llvm/test/CodeGen/Hexagon/loadi1-v4-G0.ll
+1-1llvm/test/CodeGen/Hexagon/loadi1-v4.ll
+1-1llvm/test/CodeGen/Hexagon/loadi1.ll
+1-1llvm/test/CodeGen/Hexagon/local-exec.ll
+1-1llvm/test/CodeGen/Hexagon/loop-balign.ll
+1-1llvm/test/CodeGen/Hexagon/debug-prologue-loc.ll
+1-1llvm/test/CodeGen/Hexagon/debug-line_table_start.ll
+1-1llvm/test/CodeGen/Hexagon/dealloc_return.ll
+1-1llvm/test/CodeGen/Hexagon/dealloc-store.ll
+1-1llvm/test/CodeGen/Hexagon/loop-prefetch.ll
+1-1llvm/test/CodeGen/Hexagon/loop-rotate-bug.ll
+1-1llvm/test/CodeGen/Hexagon/loop-rotate-liveins.ll
+1-1llvm/test/CodeGen/Hexagon/loop_align_count.ll
+1-1llvm/test/CodeGen/Hexagon/loop_align_count.mir
+1-1llvm/test/CodeGen/Hexagon/loop_correctness.ll
+1-1llvm/test/CodeGen/Hexagon/lower-extract-subvector.ll
+1-1llvm/test/CodeGen/Hexagon/lower-i1.ll
+1-1llvm/test/CodeGen/Hexagon/lsr-post-inc-cross-use-offsets.ll
+1-1llvm/test/CodeGen/Hexagon/lsr-postinc-nested-loop.ll
+1-1llvm/test/CodeGen/Hexagon/machine-cp-clobbers.mir
+1-1llvm/test/CodeGen/Hexagon/machine-sink-float-usr.mir
+1-1llvm/test/CodeGen/Hexagon/machine-sink.ll
+1-1llvm/test/CodeGen/Hexagon/macint.ll
+1-1llvm/test/CodeGen/Hexagon/maddsubu.ll
+1-1llvm/test/CodeGen/Hexagon/mapped_intrinsics.ll
+1-1llvm/test/CodeGen/Hexagon/mask-instr.ll
+1-1llvm/test/CodeGen/Hexagon/maxd.ll
+1-1llvm/test/CodeGen/Hexagon/maxh.ll
+1-1llvm/test/CodeGen/Hexagon/maxud.ll
+1-1llvm/test/CodeGen/Hexagon/maxuw.ll
+1-1llvm/test/CodeGen/Hexagon/maxw.ll
+1-1llvm/test/CodeGen/Hexagon/mem-load-circ.ll
+1-1llvm/test/CodeGen/Hexagon/mem-ops-sub.ll
+1-1llvm/test/CodeGen/Hexagon/mem-ops-sub_01.ll
+1-1llvm/test/CodeGen/Hexagon/mem-ops-sub_i16.ll
+1-1llvm/test/CodeGen/Hexagon/mem-ops-sub_i16_01.ll
+1-1llvm/test/CodeGen/Hexagon/memcmp.ll
+1-1llvm/test/CodeGen/Hexagon/memcpy-likely-aligned.ll
+1-1llvm/test/CodeGen/Hexagon/memcpy-memmove-inline.ll
+1-1llvm/test/CodeGen/Hexagon/memop-bit18.ll
+1-1llvm/test/CodeGen/Hexagon/memops-stack.ll
+1-1llvm/test/CodeGen/Hexagon/memops.ll
+1-1llvm/test/CodeGen/Hexagon/memops1.ll
+1-1llvm/test/CodeGen/Hexagon/memops2.ll
+1-1llvm/test/CodeGen/Hexagon/memops3.ll
+1-1llvm/test/CodeGen/Hexagon/memops_global.ll
+1-1llvm/test/CodeGen/Hexagon/memset-inline.ll
+1-1llvm/test/CodeGen/Hexagon/mind.ll
+1-1llvm/test/CodeGen/Hexagon/minu-zext-16.ll
+1-1llvm/test/CodeGen/Hexagon/minu-zext-8.ll
+1-1llvm/test/CodeGen/Hexagon/minud.ll
+1-1llvm/test/CodeGen/Hexagon/minuw.ll
+1-1llvm/test/CodeGen/Hexagon/minw.ll
+1-1llvm/test/CodeGen/Hexagon/mipi-double-small.ll
+1-1llvm/test/CodeGen/Hexagon/misaligned-access.ll
+1-1llvm/test/CodeGen/Hexagon/misaligned-const-load.ll
+1-1llvm/test/CodeGen/Hexagon/misaligned-const-store.ll
+1-1llvm/test/CodeGen/Hexagon/misaligned_double_vector_store_not_fast.ll
+1-1llvm/test/CodeGen/Hexagon/misched-top-rptracker-sync.ll
+1-1llvm/test/CodeGen/Hexagon/mnaci_v66.ll
+1-1llvm/test/CodeGen/Hexagon/mpy.ll
+1-1llvm/test/CodeGen/Hexagon/mpysin-imm.ll
+1-1llvm/test/CodeGen/Hexagon/mul64-sext.ll
+1-1llvm/test/CodeGen/Hexagon/mul64.ll
+1-1llvm/test/CodeGen/Hexagon/mulh.ll
+1-1llvm/test/CodeGen/Hexagon/dead-store-stack.ll
+1-1llvm/test/CodeGen/Hexagon/multi-cycle.ll
+1-1llvm/test/CodeGen/Hexagon/mux-kill1.mir
+1-1llvm/test/CodeGen/Hexagon/mux-kill2.mir
+1-1llvm/test/CodeGen/Hexagon/mux-kill3.mir
+1-1llvm/test/CodeGen/Hexagon/mux-undef.ll
+1-1llvm/test/CodeGen/Hexagon/muxii-bug.ll
+1-1llvm/test/CodeGen/Hexagon/muxii-crash.ll
+1-1llvm/test/CodeGen/Hexagon/namedreg.ll
+1-1llvm/test/CodeGen/Hexagon/nbench1.ll
+1-1llvm/test/CodeGen/Hexagon/neg.ll
+1-1llvm/test/CodeGen/Hexagon/newify-crash.ll
+1-1llvm/test/CodeGen/Hexagon/newvalueSameReg.ll
+1-1llvm/test/CodeGen/Hexagon/newvaluejump-c4.mir
+1-1llvm/test/CodeGen/Hexagon/newvaluejump-float.mir
+1-1llvm/test/CodeGen/Hexagon/newvaluejump-kill.ll
+1-1llvm/test/CodeGen/Hexagon/newvaluejump-kill2.mir
+1-1llvm/test/CodeGen/Hexagon/newvaluejump-postinc.ll
+1-1llvm/test/CodeGen/Hexagon/newvaluejump-solo.mir
+1-1llvm/test/CodeGen/Hexagon/newvaluejump.ll
+1-1llvm/test/CodeGen/Hexagon/newvaluejump2.ll
+1-1llvm/test/CodeGen/Hexagon/newvaluejump3.ll
+1-1llvm/test/CodeGen/Hexagon/newvaluestore.ll
+1-1llvm/test/CodeGen/Hexagon/newvaluestore2.ll
+1-1llvm/test/CodeGen/Hexagon/no-falign-function-for-size.ll
+1-1llvm/test/CodeGen/Hexagon/no-packets-gather.ll
+1-1llvm/test/CodeGen/Hexagon/no-packets.ll
+1-1llvm/test/CodeGen/Hexagon/noFalignAfterCallAtO2.ll
+1-1llvm/test/CodeGen/Hexagon/no_struct_element.ll
+1-1llvm/test/CodeGen/Hexagon/noreturn-noepilog.ll
+1-1llvm/test/CodeGen/Hexagon/noreturn-notail.ll
+1-1llvm/test/CodeGen/Hexagon/not-op.ll
+1-1llvm/test/CodeGen/Hexagon/notcheap.ll
+1-1llvm/test/CodeGen/Hexagon/ntstbit.ll
+1-1llvm/test/CodeGen/Hexagon/nv_store_vec.ll
+1-1llvm/test/CodeGen/Hexagon/opt-addr-mode-subreg-use.ll
+1-1llvm/test/CodeGen/Hexagon/dccleana.ll
+1-1llvm/test/CodeGen/Hexagon/opt-fneg.ll
+1-1llvm/test/CodeGen/Hexagon/opt-glob-addrs-000.ll
+1-1llvm/test/CodeGen/Hexagon/opt-glob-addrs-001.ll
+1-1llvm/test/CodeGen/Hexagon/opt-glob-addrs-003.ll
+1-1llvm/test/CodeGen/Hexagon/opt-sext-intrinsics.ll
+1-1llvm/test/CodeGen/Hexagon/opt-spill-volatile.ll
+1-1llvm/test/CodeGen/Hexagon/dag-indexed.ll
+1-1llvm/test/CodeGen/Hexagon/order-stack-object.ll
+1-1llvm/test/CodeGen/Hexagon/packed-store.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-allocframe.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-call-r29.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-cfi-location.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-dccleana.mir
+1-1llvm/test/CodeGen/Hexagon/packetize-debug-loc.mir
+1-1llvm/test/CodeGen/Hexagon/packetize-frame-setup-destroy.mir
+1-1llvm/test/CodeGen/Hexagon/packetize-impdef-1.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-impdef.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-l2fetch.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-load-store-aliasing.mir
+1-1llvm/test/CodeGen/Hexagon/packetize-nvj-no-prune.mir
+1-1llvm/test/CodeGen/Hexagon/packetize-nvstore.mir
+1-1llvm/test/CodeGen/Hexagon/packetize-return-arg.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-tailcall-arg.ll
+1-1llvm/test/CodeGen/Hexagon/packetize-update-offset.mir
+1-1llvm/test/CodeGen/Hexagon/packetize-vgather-slot01.mir
+1-1llvm/test/CodeGen/Hexagon/packetize-volatiles.ll
+1-1llvm/test/CodeGen/Hexagon/packetize_cond_inst.ll
+1-1llvm/test/CodeGen/Hexagon/packetizer-resources.ll
+1-1llvm/test/CodeGen/Hexagon/partword-cmpxchg.ll
+1-1llvm/test/CodeGen/Hexagon/peephole-kill-flags.ll
+1-1llvm/test/CodeGen/Hexagon/peephole-move-phi.ll
+1-1llvm/test/CodeGen/Hexagon/peephole-op-swap.ll
+1-1llvm/test/CodeGen/Hexagon/phi-elim.ll
+1-1llvm/test/CodeGen/Hexagon/pic-jumptables.ll
+1-1llvm/test/CodeGen/Hexagon/pic-local.ll
+1-1llvm/test/CodeGen/Hexagon/pipeliner/swp-phi-start.mir
+1-1llvm/test/CodeGen/Hexagon/dag-combine-select-or0.ll
+1-1llvm/test/CodeGen/Hexagon/pmpyw_acc.ll
+1-1llvm/test/CodeGen/Hexagon/post-inc-aa-metadata.ll
+1-1llvm/test/CodeGen/Hexagon/post-ra-kill-update.mir
+1-1llvm/test/CodeGen/Hexagon/postinc-aggr-dag-cycle.ll
+1-1llvm/test/CodeGen/Hexagon/postinc-baseoffset.mir
+1-1llvm/test/CodeGen/Hexagon/postinc-load.ll
+1-1llvm/test/CodeGen/Hexagon/postinc-offset.ll
+1-1llvm/test/CodeGen/Hexagon/postinc-order.ll
+1-1llvm/test/CodeGen/Hexagon/postinc-store.ll
+1-1llvm/test/CodeGen/Hexagon/postra-sink-subregs.mir
+1-1llvm/test/CodeGen/Hexagon/pred-absolute-store.ll
+1-1llvm/test/CodeGen/Hexagon/pred-gp.ll
+1-1llvm/test/CodeGen/Hexagon/pred-instrs.ll
+1-1llvm/test/CodeGen/Hexagon/pred-sched.ll
+1-1llvm/test/CodeGen/Hexagon/pred-simp.ll
+1-1llvm/test/CodeGen/Hexagon/pred-taken-jump.ll
+1-1llvm/test/CodeGen/Hexagon/predicate-copy.ll
+1-1llvm/test/CodeGen/Hexagon/predicate-logical.ll
+1-1llvm/test/CodeGen/Hexagon/predicate-rcmp.ll
+1-1llvm/test/CodeGen/Hexagon/predtfrs.ll
+1-1llvm/test/CodeGen/Hexagon/prefetch-intr.ll
+1-1llvm/test/CodeGen/Hexagon/prefetch-shuffler-ice.ll
+1-1llvm/test/CodeGen/Hexagon/prob-types.ll
+1-1llvm/test/CodeGen/Hexagon/prof-early-if.ll
+1-1llvm/test/CodeGen/Hexagon/propagate-vcombine.ll
+1-1llvm/test/CodeGen/Hexagon/ps_call_nr.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-copy-renamable-reserved.mir
+1-1llvm/test/CodeGen/Hexagon/rdf-copy-undef.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-copy-undef2.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-copy.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-cover-use.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-dce-double-cover.mir
+1-1llvm/test/CodeGen/Hexagon/rdf-dead-loop.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-def-mask.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-ehlabel-live.mir
+1-1llvm/test/CodeGen/Hexagon/rdf-extra-livein.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-filter-defs.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-ignore-undef.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-inline-asm-fixed.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-inline-asm.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-kill-last-op.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-multiple-phis-up.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-phi-shadows.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-phi-up.ll
+1-1llvm/test/CodeGen/Hexagon/rdf-reset-kills.ll
+1-1llvm/test/CodeGen/Hexagon/readcyclecounter.ll
+1-1llvm/test/CodeGen/Hexagon/readsteadycounter.ll
+1-1llvm/test/CodeGen/Hexagon/redundant-branching2.ll
+1-1llvm/test/CodeGen/Hexagon/reg-by-name.ll
+1-1llvm/test/CodeGen/Hexagon/reg-eq-cmp.ll
+1-1llvm/test/CodeGen/Hexagon/reg-scav-imp-use-dbl-vec.ll
+1-1llvm/test/CodeGen/Hexagon/reg-scavengebug-2.ll
+1-1llvm/test/CodeGen/Hexagon/reg-scavengebug-3.ll
+1-1llvm/test/CodeGen/Hexagon/reg-scavengebug-4.ll
+1-1llvm/test/CodeGen/Hexagon/reg-scavengebug-5.ll
+1-1llvm/test/CodeGen/Hexagon/reg-scavengebug.ll
+1-1llvm/test/CodeGen/Hexagon/reg-scavenger-valid-slot.ll
+1-1llvm/test/CodeGen/Hexagon/reg_seq.ll
+1-1llvm/test/CodeGen/Hexagon/regalloc-bad-undef.mir
+1-1llvm/test/CodeGen/Hexagon/regalloc-block-overlap.ll
+1-1llvm/test/CodeGen/Hexagon/regalloc-coal-extend-short-subrange.mir
+1-1llvm/test/CodeGen/Hexagon/regalloc-coal-fullreg-undef.mir
+1-1llvm/test/CodeGen/Hexagon/regalloc-liveout-undef.mir
+1-1llvm/test/CodeGen/Hexagon/registerscav-missing-spill-slot.ll
+1-1llvm/test/CodeGen/Hexagon/registerscavenger-fail1.ll
+1-1llvm/test/CodeGen/Hexagon/regp-underflow.ll
+1-1llvm/test/CodeGen/Hexagon/regscav-wrong-super-sub-regs.ll
+1-1llvm/test/CodeGen/Hexagon/regscavenger_fail_hwloop.ll
+1-1llvm/test/CodeGen/Hexagon/regscavengerbug.ll
+1-1llvm/test/CodeGen/Hexagon/remove-endloop.ll
+1-1llvm/test/CodeGen/Hexagon/remove_lsr.ll
+1-1llvm/test/CodeGen/Hexagon/restore-single-reg.ll
+1-1llvm/test/CodeGen/Hexagon/ret-struct-by-val.ll
+1-1llvm/test/CodeGen/Hexagon/retval-redundant-copy.ll
+1-1llvm/test/CodeGen/Hexagon/rotate-multi.ll
+1-1llvm/test/CodeGen/Hexagon/rotate.ll
+1-1llvm/test/CodeGen/Hexagon/rotl-i64.ll
+1-1llvm/test/CodeGen/Hexagon/save-kill-csr.ll
+1-1llvm/test/CodeGen/Hexagon/dadd.ll
+1-1llvm/test/CodeGen/Hexagon/sdata-array.ll
+1-1llvm/test/CodeGen/Hexagon/sdata-basic.ll
+1-1llvm/test/CodeGen/Hexagon/sdata-expand-const.ll
+1-1llvm/test/CodeGen/Hexagon/csr_stub_calls_dwarf_frame_info.ll
+1-1llvm/test/CodeGen/Hexagon/sdata-load-size.ll
+1-1llvm/test/CodeGen/Hexagon/sdata-opaque-type.ll
+1-1llvm/test/CodeGen/Hexagon/csr-func-usedef.ll
+1-1llvm/test/CodeGen/Hexagon/sdiv-minsigned.ll
+1-1llvm/test/CodeGen/Hexagon/sdr-global.mir
+1-1llvm/test/CodeGen/Hexagon/sdr-nosplit1.ll
+1-1llvm/test/CodeGen/Hexagon/sdr-reg-profit.ll
+1-1llvm/test/CodeGen/Hexagon/sdr-shr32.ll
+1-1llvm/test/CodeGen/Hexagon/section_7275.ll
+1-1llvm/test/CodeGen/Hexagon/select-instr-align.ll
+1-1llvm/test/CodeGen/Hexagon/select-vector-pred.ll
+1-1llvm/test/CodeGen/Hexagon/setmemrefs.ll
+1-1llvm/test/CodeGen/Hexagon/sf-min-max.ll
+1-1llvm/test/CodeGen/Hexagon/sffms.ll
+1-1llvm/test/CodeGen/Hexagon/sfmin_dce.ll
+1-1llvm/test/CodeGen/Hexagon/sfmpyacc_scale.ll
+1-1llvm/test/CodeGen/Hexagon/signed_immediates.ll
+1-1llvm/test/CodeGen/Hexagon/countbits-basic.ll
+1-1llvm/test/CodeGen/Hexagon/simpletailcall.ll
+1-1llvm/test/CodeGen/Hexagon/count_0s.ll
+1-1llvm/test/CodeGen/Hexagon/spill-vector-alignment.mir
+1-1llvm/test/CodeGen/Hexagon/split-const32-const64.ll
+1-1llvm/test/CodeGen/Hexagon/split-muxii.ll
+1-1llvm/test/CodeGen/Hexagon/split-vecpred.ll
+1-1llvm/test/CodeGen/Hexagon/stack-align-reset.ll
+1-1llvm/test/CodeGen/Hexagon/stack-align1.ll
+1-1llvm/test/CodeGen/Hexagon/stack-align2.ll
+1-1llvm/test/CodeGen/Hexagon/stack-alloca1.ll
+1-1llvm/test/CodeGen/Hexagon/stack-alloca2.ll
+1-1llvm/test/CodeGen/Hexagon/stack-guard-acceptable-type.ll
+1-1llvm/test/CodeGen/Hexagon/static.ll
+1-1llvm/test/CodeGen/Hexagon/store-AbsSet.ll
+1-1llvm/test/CodeGen/Hexagon/store-abs.ll
+1-1llvm/test/CodeGen/Hexagon/store-const-extend-opt.ll
+1-1llvm/test/CodeGen/Hexagon/store-constant.ll
+1-1llvm/test/CodeGen/Hexagon/store-imm-amode.ll
+1-1llvm/test/CodeGen/Hexagon/store-imm-byte.ll
+1-1llvm/test/CodeGen/Hexagon/store-imm-halword.ll
+1-1llvm/test/CodeGen/Hexagon/store-imm-large-stack.ll
+1-1llvm/test/CodeGen/Hexagon/store-imm-stack-object.ll
+1-1llvm/test/CodeGen/Hexagon/store-imm-word.ll
+1-1llvm/test/CodeGen/Hexagon/store-shift.ll
+1-1llvm/test/CodeGen/Hexagon/store-vector-pred.ll
+1-1llvm/test/CodeGen/Hexagon/store-widen-aliased-load.ll
+1-1llvm/test/CodeGen/Hexagon/store-widen-negv.ll
+1-1llvm/test/CodeGen/Hexagon/store-widen-negv2.ll
+1-1llvm/test/CodeGen/Hexagon/store-widen-subreg.ll
+1-1llvm/test/CodeGen/Hexagon/store-widen.ll
+1-1llvm/test/CodeGen/Hexagon/store1.ll
+1-1llvm/test/CodeGen/Hexagon/store_abs.ll
+1-1llvm/test/CodeGen/Hexagon/storerd-io-over-rr.ll
+1-1llvm/test/CodeGen/Hexagon/storerinewabs.ll
+1-1llvm/test/CodeGen/Hexagon/struct-const.ll
+1-1llvm/test/CodeGen/Hexagon/struct_args.ll
+1-1llvm/test/CodeGen/Hexagon/struct_args_large.ll
+1-1llvm/test/CodeGen/Hexagon/struct_copy.ll
+1-1llvm/test/CodeGen/Hexagon/struct_copy_sched_r16.ll
+1-1llvm/test/CodeGen/Hexagon/copy-to-combine-dbg.ll
+1-1llvm/test/CodeGen/Hexagon/subh-shifted.ll
+1-1llvm/test/CodeGen/Hexagon/subh.ll
+1-1llvm/test/CodeGen/Hexagon/subi-asl.ll
+1-1llvm/test/CodeGen/Hexagon/swp-art-deps-rec.ll
+1-1llvm/test/CodeGen/Hexagon/swp-bad-sched.ll
+1-1llvm/test/CodeGen/Hexagon/swp-badorder.ll
+1-1llvm/test/CodeGen/Hexagon/swp-carried-1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-chain-refs.ll
+1-1llvm/test/CodeGen/Hexagon/swp-change-dep-cycle.ll
+1-1llvm/test/CodeGen/Hexagon/swp-change-dep.ll
+1-1llvm/test/CodeGen/Hexagon/swp-change-dep1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-change-deps.ll
+1-1llvm/test/CodeGen/Hexagon/convertsptoll.ll
+1-1llvm/test/CodeGen/Hexagon/swp-const-tc.ll
+1-1llvm/test/CodeGen/Hexagon/swp-const-tc1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-const-tc2.ll
+1-1llvm/test/CodeGen/Hexagon/swp-const-tc3.ll
+1-1llvm/test/CodeGen/Hexagon/swp-conv3x3-nested.ll
+1-1llvm/test/CodeGen/Hexagon/swp-copytophi-dag.ll
+1-1llvm/test/CodeGen/Hexagon/swp-crash-iter.ll
+1-1llvm/test/CodeGen/Hexagon/swp-cse-phi.ll
+1-1llvm/test/CodeGen/Hexagon/swp-dag-phi.ll
+1-1llvm/test/CodeGen/Hexagon/swp-dag-phi1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-dead-regseq.ll
+1-1llvm/test/CodeGen/Hexagon/swp-dep-neg-offset.ll
+1-1llvm/test/CodeGen/Hexagon/swp-disable-Os.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-numphis.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi10.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi12.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi13.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi2.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi4.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi5.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi6.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi7.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi8.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-phi9.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-reuse-1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-reuse.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-reuse2.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-reuse3.ll
+1-1llvm/test/CodeGen/Hexagon/swp-epilog-reuse4.ll
+1-1llvm/test/CodeGen/Hexagon/swp-exit-fixup.ll
+1-1llvm/test/CodeGen/Hexagon/swp-fix-last-use.ll
+1-1llvm/test/CodeGen/Hexagon/swp-fix-last-use1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-intreglow8.ll
+1-1llvm/test/CodeGen/Hexagon/swp-kernel-last-use.ll
+1-1llvm/test/CodeGen/Hexagon/swp-kernel-phi1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-large-rec.ll
+1-1llvm/test/CodeGen/Hexagon/swp-listen-loop3.ll
+1-1llvm/test/CodeGen/Hexagon/swp-loop-carried-crash.ll
+1-1llvm/test/CodeGen/Hexagon/swp-loop-carried-unknown.ll
+1-1llvm/test/CodeGen/Hexagon/swp-loop-carried.ll
+1-1llvm/test/CodeGen/Hexagon/swp-loopval.ll
+1-1llvm/test/CodeGen/Hexagon/swp-lots-deps.ll
+1-1llvm/test/CodeGen/Hexagon/swp-matmul-bitext.ll
+1-1llvm/test/CodeGen/Hexagon/swp-max-stage3.ll
+1-1llvm/test/CodeGen/Hexagon/swp-max.ll
+1-1llvm/test/CodeGen/Hexagon/swp-maxstart.ll
+1-1llvm/test/CodeGen/Hexagon/swp-memrefs-epilog.ll
+1-1llvm/test/CodeGen/Hexagon/swp-more-phi.ll
+1-1llvm/test/CodeGen/Hexagon/swp-multi-loops.ll
+1-1llvm/test/CodeGen/Hexagon/swp-multi-phi-refs.ll
+1-1llvm/test/CodeGen/Hexagon/swp-new-phi.ll
+1-1llvm/test/CodeGen/Hexagon/swp-node-order.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-carried.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-copies.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-deps1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-deps3.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-deps4.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-deps5.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-deps6.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-deps7.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order-prec.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order.ll
+1-1llvm/test/CodeGen/Hexagon/swp-order1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-ch-offset.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-chains.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-def-use.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-dep.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-dep1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-order.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-ref.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-ref1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi-start.ll
+1-1llvm/test/CodeGen/Hexagon/swp-phi.ll
+1-1llvm/test/CodeGen/Hexagon/swp-physreg.ll
+1-1llvm/test/CodeGen/Hexagon/swp-pragma-disable-bug.ll
+1-1llvm/test/CodeGen/Hexagon/swp-pragma-disable.ii
+1-1llvm/test/CodeGen/Hexagon/swp-pragma-initiation-interval-reset.ii
+1-1llvm/test/CodeGen/Hexagon/swp-pragma-initiation-interval.ii
+1-1llvm/test/CodeGen/Hexagon/swp-prolog-phi.ll
+1-1llvm/test/CodeGen/Hexagon/swp-prolog-phi4.ll
+1-1llvm/test/CodeGen/Hexagon/swp-regseq.ll
+1-1llvm/test/CodeGen/Hexagon/swp-remove-dep-ice.ll
+1-1llvm/test/CodeGen/Hexagon/swp-rename-dead-phi.ll
+1-1llvm/test/CodeGen/Hexagon/swp-rename.ll
+1-1llvm/test/CodeGen/Hexagon/swp-replace-uses1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-resmii-1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-resmii.ll
+1-1llvm/test/CodeGen/Hexagon/swp-reuse-phi-1.ll
+1-1llvm/test/CodeGen/Hexagon/swp-reuse-phi-2.ll
+1-1llvm/test/CodeGen/Hexagon/swp-reuse-phi-4.ll
+1-1llvm/test/CodeGen/Hexagon/swp-reuse-phi-5.ll
+1-1llvm/test/CodeGen/Hexagon/swp-reuse-phi-6.ll
+1-1llvm/test/CodeGen/Hexagon/swp-reuse-phi.ll
+1-1llvm/test/CodeGen/Hexagon/swp-sigma.ll
+1-1llvm/test/CodeGen/Hexagon/swp-stages.ll
+1-1llvm/test/CodeGen/Hexagon/swp-stages3.ll
+1-1llvm/test/CodeGen/Hexagon/swp-stages4.ll
+1-1llvm/test/CodeGen/Hexagon/swp-stages5.ll
+1-1llvm/test/CodeGen/Hexagon/swp-subreg.ll
+1-1llvm/test/CodeGen/Hexagon/swp-swap.ll
+1-1llvm/test/CodeGen/Hexagon/swp-tfri.ll
+1-1llvm/test/CodeGen/Hexagon/convertsptoint.ll
+1-1llvm/test/CodeGen/Hexagon/swp-vmult.ll
+1-1llvm/test/CodeGen/Hexagon/convertdptoll.ll
+1-1llvm/test/CodeGen/Hexagon/swp-ws-dead-def.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-exp-dbg.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-exp.mir
+1-1llvm/test/CodeGen/Hexagon/convertdptoint.ll
+1-1llvm/test/CodeGen/Hexagon/swp-ws-fail-1.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-fail-2.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-fail-3.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-live-intervals.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-meta-instr.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-phi.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-pragma-initiation-interval-fail.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-resource-reserve.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-sqrt.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-stall-cycle.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-weak-dep.mir
+1-1llvm/test/CodeGen/Hexagon/swp-ws-zero-cost.mir
+1-1llvm/test/CodeGen/Hexagon/swp-xxh2.ll
+1-1llvm/test/CodeGen/Hexagon/tail-call-mem-intrinsics.ll
+1-1llvm/test/CodeGen/Hexagon/tail-call-trunc.ll
+1-1llvm/test/CodeGen/Hexagon/tail-dup-subreg-abort.ll
+1-1llvm/test/CodeGen/Hexagon/tail-dup-subreg-map.ll
+1-1llvm/test/CodeGen/Hexagon/tailcall_fastcc_ccc.ll
+1-1llvm/test/CodeGen/Hexagon/target-flag-ext.mir
+1-1llvm/test/CodeGen/Hexagon/tc_duplex.ll
+1-1llvm/test/CodeGen/Hexagon/tc_sched.ll
+1-1llvm/test/CodeGen/Hexagon/tc_sched1.ll
+1-1llvm/test/CodeGen/Hexagon/tcm-zext.ll
+1-1llvm/test/CodeGen/Hexagon/testbits.ll
+1-1llvm/test/CodeGen/Hexagon/tfr-cleanup.ll
+1-1llvm/test/CodeGen/Hexagon/tfr-mux-nvj.ll
+1-1llvm/test/CodeGen/Hexagon/tfr-to-combine.ll
+1-1llvm/test/CodeGen/Hexagon/tied_oper.ll
+1-1llvm/test/CodeGen/Hexagon/tiny_bkfir_artdeps.ll
+1-1llvm/test/CodeGen/Hexagon/tiny_bkfir_loop_align.ll
+1-1llvm/test/CodeGen/Hexagon/convert_const_i1_to_i8.ll
+1-1llvm/test/CodeGen/Hexagon/tls_gd.ll
+1-1llvm/test/CodeGen/Hexagon/tls_pic.ll
+1-1llvm/test/CodeGen/Hexagon/trap-crash.ll
+1-1llvm/test/CodeGen/Hexagon/trap-unreachable.ll
+1-1llvm/test/CodeGen/Hexagon/trivialmemaliascheck.ll
+1-1llvm/test/CodeGen/Hexagon/trunc-mpy.ll
+1-1llvm/test/CodeGen/Hexagon/two-crash.ll
+1-1llvm/test/CodeGen/Hexagon/twoaddressbug.ll
+1-1llvm/test/CodeGen/Hexagon/undef-ret.ll
+1-1llvm/test/CodeGen/Hexagon/undo-dag-shift.ll
+1-1llvm/test/CodeGen/Hexagon/union-1.ll
+1-1llvm/test/CodeGen/Hexagon/unordered-fcmp.ll
+1-1llvm/test/CodeGen/Hexagon/unreachable-mbb-phi-subreg.mir
+1-1llvm/test/CodeGen/Hexagon/upper-mpy.ll
+1-1llvm/test/CodeGen/Hexagon/v5_insns.ll
+1-1llvm/test/CodeGen/Hexagon/v6-haar-balign32.ll
+1-1llvm/test/CodeGen/Hexagon/v6-inlasm1.ll
+1-1llvm/test/CodeGen/Hexagon/v6-inlasm2.ll
+1-1llvm/test/CodeGen/Hexagon/v6-inlasm3.ll
+1-1llvm/test/CodeGen/Hexagon/v6-inlasm4.ll
+1-1llvm/test/CodeGen/Hexagon/v6-shuffl.ll
+1-1llvm/test/CodeGen/Hexagon/v6-spill1.ll
+1-1llvm/test/CodeGen/Hexagon/v6-unaligned-spill.ll
+1-1llvm/test/CodeGen/Hexagon/constp-vsplat.ll
+1-1llvm/test/CodeGen/Hexagon/v60-align.ll
+1-1llvm/test/CodeGen/Hexagon/v60-cur.ll
+1-1llvm/test/CodeGen/Hexagon/v60-haar-postinc.ll
+1-1llvm/test/CodeGen/Hexagon/v60-halide-vcombinei8.ll
+1-1llvm/test/CodeGen/Hexagon/v60-vec-128b-1.ll
+1-1llvm/test/CodeGen/Hexagon/v60-vecpred-spill.ll
+1-1llvm/test/CodeGen/Hexagon/v60-vsel1.ll
+1-1llvm/test/CodeGen/Hexagon/v60-vsel2.ll
+1-1llvm/test/CodeGen/Hexagon/v60Intrins.ll
+1-1llvm/test/CodeGen/Hexagon/v60Vasr.ll
+1-1llvm/test/CodeGen/Hexagon/v60_Q6_P_rol_PI.ll
+1-1llvm/test/CodeGen/Hexagon/v60_sort16.ll
+1-1llvm/test/CodeGen/Hexagon/v60rol-instrs.ll
+1-1llvm/test/CodeGen/Hexagon/v60small.ll
+1-1llvm/test/CodeGen/Hexagon/v62-CJAllSlots.ll
+1-1llvm/test/CodeGen/Hexagon/v62-inlasm4.ll
+1-1llvm/test/CodeGen/Hexagon/v6vassignp.ll
+1-1llvm/test/CodeGen/Hexagon/v6vec-vmemcur-prob.mir
+1-1llvm/test/CodeGen/Hexagon/v6vec-vmemu1.ll
+1-1llvm/test/CodeGen/Hexagon/v6vec-vmemu2.ll
+1-1llvm/test/CodeGen/Hexagon/constp-rseq.ll
+1-1llvm/test/CodeGen/Hexagon/v6vec-vshuff.ll
+1-1llvm/test/CodeGen/Hexagon/constp-rewrite-branches.ll
+1-1llvm/test/CodeGen/Hexagon/v6vec_zero.ll
+1-1llvm/test/CodeGen/Hexagon/v6vect-dbl-fail1.ll
+1-1llvm/test/CodeGen/Hexagon/v6vect-dbl-spill.ll
+1-1llvm/test/CodeGen/Hexagon/v6vect-dbl.ll
+1-1llvm/test/CodeGen/Hexagon/constp-extract.ll
+1-1llvm/test/CodeGen/Hexagon/constp-ctb.ll
+1-1llvm/test/CodeGen/Hexagon/v6vect-no-sideeffects.ll
+1-1llvm/test/CodeGen/Hexagon/v6vect-pred2.ll
+1-1llvm/test/CodeGen/Hexagon/v6vect-spill-kill.ll
+1-1llvm/test/CodeGen/Hexagon/v6vect-vmem1.ll
+1-1llvm/test/CodeGen/Hexagon/v6vect-vsplat.ll
+1-1llvm/test/CodeGen/Hexagon/vacopy.ll
+1-1llvm/test/CodeGen/Hexagon/vadd1.ll
+1-1llvm/test/CodeGen/Hexagon/vaddh.ll
+1-1llvm/test/CodeGen/Hexagon/validate-offset.ll
+1-1llvm/test/CodeGen/Hexagon/vararg-deallocate-sp.ll
+1-1llvm/test/CodeGen/Hexagon/vararg-formal.ll
+1-1llvm/test/CodeGen/Hexagon/vararg-linux-abi.ll
+1-1llvm/test/CodeGen/Hexagon/vararg.ll
+1-1llvm/test/CodeGen/Hexagon/vararg_align_check.ll
+1-1llvm/test/CodeGen/Hexagon/vararg_double_onstack.ll
+1-1llvm/test/CodeGen/Hexagon/vararg_named.ll
+1-1llvm/test/CodeGen/Hexagon/varargs-memv.ll
+1-1llvm/test/CodeGen/Hexagon/vassign-to-combine.ll
+1-1llvm/test/CodeGen/Hexagon/vcombine128_to_req_seq.ll
+1-1llvm/test/CodeGen/Hexagon/vcombine_subreg.ll
+1-1llvm/test/CodeGen/Hexagon/vcombine_to_req_seq.ll
+1-1llvm/test/CodeGen/Hexagon/vcombine_zero_diff_ptrs.ll
+1-1llvm/test/CodeGen/Hexagon/vdmpy-halide-test.ll
+1-1llvm/test/CodeGen/Hexagon/vdotprod.ll
+1-1llvm/test/CodeGen/Hexagon/vec-align.ll
+1-1llvm/test/CodeGen/Hexagon/vec-call-full1.ll
+1-1llvm/test/CodeGen/Hexagon/vec-pred-spill1.ll
+1-1llvm/test/CodeGen/Hexagon/vec-vararg-align.ll
+1-1llvm/test/CodeGen/Hexagon/vecPred2Vec.ll
+1-1llvm/test/CodeGen/Hexagon/vect-any_extend.ll
+1-1llvm/test/CodeGen/Hexagon/vect-dbl-post-inc.ll
+1-1llvm/test/CodeGen/Hexagon/vect-downscale.ll
+1-1llvm/test/CodeGen/Hexagon/vect-set_cc_v2i32.ll
+1-1llvm/test/CodeGen/Hexagon/vect-vd0.ll
+1-1llvm/test/CodeGen/Hexagon/vect-zero_extend.ll
+1-1llvm/test/CodeGen/Hexagon/vect/bit4x8.ll
+1-1llvm/test/CodeGen/Hexagon/vect/build-vect64.ll
+1-1llvm/test/CodeGen/Hexagon/vect/extract-elt-vNi1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/extract-v4i1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/setcc-not.ll
+1-1llvm/test/CodeGen/Hexagon/vect/setcc-v2i32.ll
+1-1llvm/test/CodeGen/Hexagon/vect/setcc-v32.ll
+1-1llvm/test/CodeGen/Hexagon/vect/shuff-32.ll
+1-1llvm/test/CodeGen/Hexagon/vect/shuff-64.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-anyextend.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-apint-truncate.ll
+1-1llvm/test/CodeGen/Hexagon/constp-clb.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-bad-bitcast.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-bitcast-1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-bitcast.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-bool-basic-compile.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-bool-isel-crash.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-cst-v4i32.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-cst-v4i8.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-cst.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-extract-i1-debug.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-extract-i1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-extract.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-fma.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-illegal-type.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-infloop.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-insert-extract-elt.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-load-1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-load-v4i16.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-load.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-mul-v2i16.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-mul-v2i32.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-mul-v4i16.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-mul-v4i8.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-mul-v8i8.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-no-tfrs-1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-no-tfrs.ll
+1-1llvm/test/CodeGen/Hexagon/constp-andir-global.mir
+1-1llvm/test/CodeGen/Hexagon/vect/vect-shifts.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-shuffle.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-splat.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-store-v2i16.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-truncate.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-v4i16.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vaddb-1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vaddb.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vaddh-1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vaddh.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vaddw.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vaslw.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vshifts.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vsplatb.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vsplath.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vsubb-1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vsubb.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vsubh-1.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vsubh.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-vsubw.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-xor.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vect-zeroextend.ll
+1-1llvm/test/CodeGen/Hexagon/vect/vsplat-v8i8.ll
+1-1llvm/test/CodeGen/Hexagon/vect/zext-v4i1.ll
+1-1llvm/test/CodeGen/Hexagon/vect_setcc.ll
+1-1llvm/test/CodeGen/Hexagon/vect_setcc_v2i16.ll
+1-1llvm/test/CodeGen/Hexagon/vector-align.ll
+1-1llvm/test/CodeGen/Hexagon/vector-ext-load.ll
+1-1llvm/test/CodeGen/Hexagon/vector-sint-to-fp.ll
+1-1llvm/test/CodeGen/Hexagon/vector-zext-v4i8.ll
+1-1llvm/test/CodeGen/Hexagon/constext-replace.ll
+1-1llvm/test/CodeGen/Hexagon/verify-sink-code.ll
+1-1llvm/test/CodeGen/Hexagon/verify-undef.ll
+1-1llvm/test/CodeGen/Hexagon/vextract-basic.mir
+1-1llvm/test/CodeGen/Hexagon/constext-immstore.ll
+1-1llvm/test/CodeGen/Hexagon/vgather-packetize.mir
+1-1llvm/test/CodeGen/Hexagon/vload-postinc-sel.ll
+1-1llvm/test/CodeGen/Hexagon/vmemu-128.ll
+1-1llvm/test/CodeGen/Hexagon/vmpa-halide-test.ll
+1-1llvm/test/CodeGen/Hexagon/vpack_eo.ll
+1-1llvm/test/CodeGen/Hexagon/vselect-pseudo.ll
+1-1llvm/test/CodeGen/Hexagon/vsplat-ext.ll
+1-1llvm/test/CodeGen/Hexagon/vsplat-isel.ll
+1-1llvm/test/CodeGen/Hexagon/wcsrtomb.ll
+1-1llvm/test/CodeGen/Hexagon/widen-alias.ll
+1-1llvm/test/CodeGen/Hexagon/widen-not-load.ll
+1-1llvm/test/CodeGen/Hexagon/widen-volatile.ll
+1-1llvm/test/CodeGen/Hexagon/zextloadi1.ll
+1-1llvm/test/CodeGen/Hexagon/constext-call.ll
+1-1llvm/test/CodeGen/Lanai/lowering-128.ll
+1-1llvm/test/CodeGen/Hexagon/constant_compound.ll
+1-1llvm/test/CodeGen/M68k/GlobalISel/legalize-add.mir
+1-1llvm/test/CodeGen/M68k/GlobalISel/legalize-and.mir
+1-1llvm/test/CodeGen/M68k/GlobalISel/legalize-load-store.mir
+1-1llvm/test/CodeGen/M68k/GlobalISel/legalize-mul.mir
+1-1llvm/test/CodeGen/M68k/GlobalISel/legalize-sub.mir
+1-1llvm/test/CodeGen/M68k/GlobalISel/legalize-udiv.mir
+2-0llvm/test/CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll
+1-1llvm/test/Transforms/PhaseOrdering/X86/pr88239.ll
+1-1llvm/test/Transforms/PhaseOrdering/X86/vdiv-nounroll.ll
+1-1llvm/test/Transforms/PhaseOrdering/X86/vector-reduction-known-first-value.ll
+1-1libcxx/include/CMakeLists.txt
+1-1libc/src/unistd/sysconf.h
+1-1llvm/test/Transforms/StraightLineStrengthReduce/NVPTX/reassociate-geps-and-slsr.ll
+1-1llvm/test/Transforms/StraightLineStrengthReduce/NVPTX/speculative-slsr.ll
+1-1libc/src/unistd/syscall.h
+1-1libc/src/unistd/symlinkat.h
+1-1libc/src/unistd/symlink.h
+1-1libc/src/unistd/swab.h
+1-1libc/src/unistd/linux/truncate.cpp
+1-1llvm/test/tools/llvm-dwarfutil/ELF/X86/verify.test
+2-0llvm/test/tools/llvm-gsymutil/ARM_AArch64/macho-gsym-merged-callsites-dsym.yaml
+1-1llvm/test/tools/llvm-mc/line_end_with_space.test
+1-1llvm/test/tools/llvm-split/target-specific-split.ll
+1-1libc/src/unistd/linux/sysconf.cpp
+1-1libc/src/unistd/linux/lseek.cpp
+1-1libc/src/unistd/linux/ftruncate.cpp
+1-1libc/src/unistd/getopt.h
+1-1libc/src/unistd/dup3.h
+1-1libc/src/unistd/dup2.h
+1-1libc/src/unistd/dup.h
+1-1llvm/tools/llvm-mc/Disassembler.h
+0-2libc/src/time/gpu/nanosleep.cpp
+1-1llvm/unittests/Analysis/AliasSetTrackerTest.cpp
+1-1libc/src/math/generic/cospif16.cpp
+1-1offload/plugins-nextgen/host/dynamic_ffi/ffi.h
+2-0libc/src/__support/time/gpu/time_utils.h
+1-1libc/hdr/unistd_macros.h
+1-1libc/docs/headers/math/index.rst
+1-1libc/docs/headers/complex.rst
+1-1llvm/utils/TableGen/Common/CodeGenTarget.h
+1-1llvm/utils/gn/secondary/libcxx/include/BUILD.gn
+2-0llvm/utils/gn/secondary/llvm/lib/ExecutionEngine/Orc/BUILD.gn
+1-1flang/test/Semantics/typeinfo08.f90
+1-1flang/test/Lower/allocatable-polymorphic.f90
+2-0offload/plugins-nextgen/host/src/rtl.cpp
+2-0flang/test/Lower/CUDA/cuda-program-global.cuf
+1-1flang/runtime/io-api-minimal.cpp
+1-1flang/runtime/edit-input.h
+1-1flang/runtime/Float128Math/random.cpp
+2-0flang/lib/Parser/type-parsers.h
+1-1flang/lib/Parser/expr-parsers.cpp
+2-0flang/lib/Optimizer/OpenMP/CMakeLists.txt
+1-1flang/lib/Lower/OpenMP/Utils.cpp
+1-1flang/lib/Lower/OpenMP/ClauseProcessor.h
+2-0flang/lib/Lower/Mangler.cpp
+2-0flang/lib/Evaluate/target.cpp
+1-1mlir/include/mlir/Target/LLVM/ModuleToObject.h
+1-1flang/include/flang/Runtime/numeric.h
+1-1compiler-rt/test/orc/TestCases/Generic/lazy-link.ll
+1-1compiler-rt/test/hwasan/TestCases/sizes.cpp
+2-0compiler-rt/lib/tysan/tysan.syms.extra
+1-1compiler-rt/lib/sanitizer_common/sanitizer_platform_limits_posix.h
+2-0compiler-rt/lib/sanitizer_common/sanitizer_platform_interceptors.h
+2-0compiler-rt/lib/orc/CMakeLists.txt
+1-1mlir/lib/Dialect/Linalg/Transforms/ElementwiseOpFusion.cpp
+1-1mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp
+1-1clang/www/cxx_dr_status.html
+2-0clang/test/SemaOpenACC/loop-construct-collapse-clause.cpp
+1-1mlir/lib/Dialect/MemRef/Transforms/IndependenceTransforms.cpp
+1-1.github/CODEOWNERS
+0-2clang/test/SemaOpenACC/data-construct-if-clause.c
+2-0mlir/lib/Dialect/Transform/Transforms/CheckUses.cpp
+2-0clang/test/SemaOpenACC/data-construct-create-clause.c
+2-0clang/test/SemaOpenACC/data-construct-copyout-clause.c
+2-0clang/test/SemaOpenACC/data-construct-copyin-clause.c
+1-1.ci/metrics/metrics.py
+0-2clang/test/SemaOpenACC/data-construct-async-clause.c
+2-0clang/test/SemaOpenACC/combined-construct-collapse-clause.cpp
+1-1libc/src/unistd/isatty.h
+1-1clang/test/Lexer/cxx-features.cpp
+1-1clang/runtime/CMakeLists.txt
+1-1clang/lib/Sema/SemaExprCXX.cpp
+2-0clang/lib/Driver/ToolChains/Linux.cpp
+0-2clang/lib/Driver/ToolChains/CommonArgs.h
+1-1clang/lib/CodeGen/MicrosoftCXXABI.cpp
+2-0clang/lib/CodeGen/CodeGenFunction.cpp
+2-0clang/lib/AST/TextNodeDumper.cpp
+2-0clang/include/clang/Basic/OpenACCClauses.def
+1-1libc/src/unistd/link.h
+1-1mlir/tools/mlir-tblgen/OpDocGen.cpp
+1-1mlir/tools/mlir-tblgen/OpFormatGen.cpp
+1-1mlir/tools/mlir-tblgen/OpPythonBindingGen.cpp
+1-1clang-tools-extra/test/clang-tidy/checkers/misc/unused-parameters-strict.cpp
+1-1clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines/pro-type-static-cast-downcast.cpp
+1-1mlir/unittests/Analysis/Presburger/CMakeLists.txt
+1-1mlir/unittests/Bytecode/CMakeLists.txt
+1-1mlir/unittests/Conversion/PDLToPDLInterp/CMakeLists.txt
+1-1mlir/unittests/Debug/CMakeLists.txt
+1-1mlir/unittests/Dialect/AMDGPU/CMakeLists.txt
+1-1mlir/unittests/Dialect/ArmSME/CMakeLists.txt
+1-1mlir/unittests/Dialect/CMakeLists.txt
+1-1mlir/unittests/Dialect/Index/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/early-if-vecpi.ll
+1-1llvm/test/CodeGen/Hexagon/early-if-vecpred.ll
+1-1llvm/test/CodeGen/Hexagon/early-if.ll
+1-1llvm/test/CodeGen/Hexagon/eh_return-r30.ll
+1-1llvm/test/CodeGen/Hexagon/eh_return.ll
+1-1llvm/test/CodeGen/Hexagon/eh_save_restore.ll
+1-1llvm/test/CodeGen/Hexagon/ehabi.ll
+1-1llvm/test/CodeGen/Hexagon/eliminate-pred-spill.ll
+1-1llvm/test/CodeGen/Hexagon/entryBB-isLoopHdr.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-basic.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-copy-lis.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-dead-bad.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-dead-pred.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-dead.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-def-undef.mir
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-extend.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-imm.mir
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-impuse.mir
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-impuse2.mir
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-phys-reg.mir
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-pred-undef.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-pred-undef2.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-rm-reg.mir
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-rm-segment.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-same-inputs.mir
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-undef2.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets-undefvni.ll
+1-1llvm/test/CodeGen/Hexagon/expand-condsets.ll
+1-1llvm/test/CodeGen/Hexagon/expand-copyw-undef.mir
+1-1llvm/test/CodeGen/Hexagon/expand-vselect-kill.mir
+1-1llvm/test/CodeGen/Hexagon/expand-vstorerw-undef.ll
+1-1llvm/test/CodeGen/Hexagon/expand-vstorerw-undef2.ll
+1-1llvm/test/CodeGen/Hexagon/expand-wselect.mir
+1-1llvm/test/CodeGen/Hexagon/extract-basic.ll
+1-1llvm/test/CodeGen/Hexagon/const-pool-tf.ll
+1-1llvm/test/CodeGen/Hexagon/const-combine.ll
+1-1llvm/test/CodeGen/MIR/Hexagon/addrmode-opt-nonreaching.mir
+1-1llvm/test/CodeGen/MIR/Hexagon/parse-lane-masks.mir
+1-1llvm/test/CodeGen/MIR/Hexagon/target-flags.mir
+1-1llvm/test/CodeGen/MIR/NVPTX/expected-floating-point-literal.mir
+1-1llvm/test/CodeGen/MIR/NVPTX/floating-point-immediate-operands.mir
+1-1llvm/test/CodeGen/MIR/NVPTX/floating-point-invalid-type-error.mir
+1-1llvm/test/CodeGen/MIR/X86/basic-block-liveins.mir
+1-1llvm/test/CodeGen/MIR/X86/basic-block-not-at-start-of-line-error.mir
+1-1llvm/test/CodeGen/MIR/X86/block-address-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/callee-saved-info.mir
+1-1llvm/test/CodeGen/MIR/X86/cfi-def-cfa-offset.mir
+1-1llvm/test/CodeGen/MIR/X86/cfi-def-cfa-register.mir
+1-1llvm/test/CodeGen/MIR/X86/cfi-offset.mir
+1-1llvm/test/CodeGen/MIR/X86/constant-pool-item-redefinition-error.mir
+1-1llvm/test/CodeGen/MIR/X86/constant-pool.mir
+1-1llvm/test/CodeGen/MIR/X86/constant-value-error.mir
+1-1llvm/test/CodeGen/MIR/X86/copyIRflags.mir
+1-1llvm/test/CodeGen/Hexagon/concat-vectors-legalize.ll
+1-1llvm/test/CodeGen/MIR/X86/dead-register-flag.mir
+1-1llvm/test/CodeGen/MIR/X86/def-register-already-tied-error.mir
+1-1llvm/test/CodeGen/MIR/X86/duplicate-memory-operand-flag.mir
+1-1llvm/test/CodeGen/MIR/X86/duplicate-register-flag-error.mir
+1-1llvm/test/CodeGen/MIR/X86/early-clobber-register-flag.mir
+1-1llvm/test/CodeGen/Hexagon/common-global-addr.ll
+1-1llvm/test/CodeGen/MIR/X86/expected-align-in-memory-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-alignment-after-align-in-memory-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-basic-block-at-start-of-body.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-block-reference-in-blockaddress.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-comma-after-cfi-register.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-comma-after-memory-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-different-implicit-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-different-implicit-register-flag.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-function-reference-after-blockaddress.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-global-value-after-blockaddress.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-integer-after-offset-sign.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-integer-after-tied-def.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-integer-in-successor-weight.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-load-or-store-in-memory-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-machine-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-metadata-node-after-debug-location.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-metadata-node-after-exclaim.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-metadata-node-in-stack-object.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-named-register-in-allocation-hint.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-named-register-in-callee-saved-register.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-named-register-in-functions-livein.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-named-register-livein.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-newline-at-end-of-list.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-number-after-bb.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-offset-after-cfi-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-pointer-value-in-memory-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-positive-alignment-after-align.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-power-of-2-after-align.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-register-after-cfi-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-register-after-flags.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-size-integer-after-memory-operation.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-size-integer-after-memory-operation2.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-stack-object-function-context.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-stack-object.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-subregister-after-colon.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-target-flag-name.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-tied-def-after-lparen.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-value-in-memory-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/expected-virtual-register-in-functions-livein.mir
+1-1llvm/test/CodeGen/MIR/X86/external-symbol-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/fastmath.mir
+1-1llvm/test/CodeGen/MIR/X86/fixed-stack-memory-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/fixed-stack-object-redefinition-error.mir
+1-1llvm/test/CodeGen/MIR/X86/fixed-stack-objects.mir
+1-1llvm/test/CodeGen/MIR/X86/frame-info-save-restore-points.mir
+1-1llvm/test/CodeGen/MIR/X86/frame-info-stack-references.mir
+1-1llvm/test/CodeGen/MIR/X86/frame-setup-instruction-flag.mir
+1-1llvm/test/CodeGen/MIR/X86/function-liveins.mir
+1-1llvm/test/CodeGen/MIR/X86/generic-instr-type.mir
+1-1llvm/test/CodeGen/MIR/X86/global-value-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/immediate-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/implicit-register-flag.mir
+1-1llvm/test/CodeGen/MIR/X86/inline-asm-registers.mir
+1-1llvm/test/CodeGen/MIR/X86/instr-cfi-type.mir
+1-1llvm/test/CodeGen/MIR/X86/instr-heap-alloc-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/instr-pcsections.mir
+1-1llvm/test/CodeGen/MIR/X86/instr-symbols-and-mcsymbol-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/instructions-debug-location.mir
+1-1llvm/test/CodeGen/MIR/X86/invalid-constant-pool-item.mir
+1-1llvm/test/CodeGen/MIR/X86/invalid-metadata-node-type.mir
+1-1llvm/test/CodeGen/MIR/X86/invalid-target-flag-name.mir
+1-1llvm/test/CodeGen/MIR/X86/invalid-tied-def-index-error.mir
+1-1llvm/test/CodeGen/MIR/X86/jump-table-info.mir
+1-1llvm/test/CodeGen/MIR/X86/jump-table-redefinition-error.mir
+1-1llvm/test/CodeGen/MIR/X86/killed-register-flag.mir
+1-1llvm/test/CodeGen/MIR/X86/large-cfi-offset-number-error.mir
+1-1llvm/test/CodeGen/MIR/X86/large-immediate-operand-error.mir
+1-1llvm/test/CodeGen/MIR/X86/large-index-number-error.mir
+1-1llvm/test/CodeGen/MIR/X86/large-offset-number-error.mir
+1-1llvm/test/CodeGen/MIR/X86/large-size-in-memory-operand-error.mir
+1-1llvm/test/CodeGen/MIR/X86/liveout-register-mask.mir
+1-1llvm/test/CodeGen/MIR/X86/load-with-max-alignment.mir
+1-1llvm/test/CodeGen/MIR/X86/machine-basic-block-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/machine-instructions.mir
+1-1llvm/test/CodeGen/MIR/X86/machine-verifier-address.mir
+1-1llvm/test/CodeGen/MIR/X86/machine-verifier.mir
+1-1llvm/test/CodeGen/MIR/X86/memory-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/metadata-operands.mir
+1-1llvm/test/CodeGen/Hexagon/common-gep-inbounds.ll
+1-1llvm/test/CodeGen/MIR/X86/missing-closing-quote.mir
+1-1llvm/test/CodeGen/MIR/X86/missing-comma.mir
+1-1llvm/test/CodeGen/MIR/X86/missing-implicit-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/named-registers.mir
+1-1llvm/test/CodeGen/MIR/X86/newline-handling.mir
+1-1llvm/test/CodeGen/MIR/X86/null-register-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/register-mask-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/register-operand-class-invalid0.mir
+1-1llvm/test/CodeGen/MIR/X86/register-operand-class-invalid1.mir
+1-1llvm/test/CodeGen/MIR/X86/register-operand-class.mir
+1-1llvm/test/CodeGen/MIR/X86/register-operands-target-flag-error.mir
+1-1llvm/test/CodeGen/MIR/X86/renamable-register-flag.mir
+1-1llvm/test/CodeGen/MIR/X86/simple-register-allocation-hints.mir
+1-1llvm/test/CodeGen/MIR/X86/spill-slot-fixed-stack-object-aliased.mir
+1-1llvm/test/CodeGen/MIR/X86/spill-slot-fixed-stack-object-immutable.mir
+1-1llvm/test/CodeGen/MIR/X86/spill-slot-fixed-stack-objects.mir
+1-1llvm/test/CodeGen/MIR/X86/stack-object-debug-info.mir
+1-1llvm/test/CodeGen/MIR/X86/stack-object-invalid-name.mir
+1-1llvm/test/CodeGen/MIR/X86/stack-object-operand-name-mismatch-error.mir
+1-1llvm/test/CodeGen/MIR/X86/stack-object-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/stack-object-redefinition-error.mir
+1-1llvm/test/CodeGen/MIR/X86/stack-objects.mir
+1-1llvm/test/CodeGen/MIR/X86/standalone-register-error.mir
+1-1llvm/test/CodeGen/MIR/X86/subreg-on-physreg.mir
+1-1llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/subregister-operands.mir
+1-1llvm/test/CodeGen/MIR/X86/successor-basic-blocks-weights.mir
+1-1llvm/test/CodeGen/MIR/X86/successor-basic-blocks.mir
+1-1llvm/test/CodeGen/MIR/X86/tied-def-operand-invalid.mir
+1-1llvm/test/CodeGen/MIR/X86/tied-physical-regs-match.mir
+1-1llvm/test/CodeGen/MIR/X86/undef-register-flag.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-fixed-stack-object.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-global-value.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-ir-block-in-blockaddress.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-ir-block-slot-in-blockaddress.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-jump-table-id.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-named-global-value.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-register-class.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-stack-object.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-value-in-memory-operand.mir
+1-1llvm/test/CodeGen/MIR/X86/undefined-virtual-register.mir
+1-1llvm/test/CodeGen/MIR/X86/unexpected-type-phys.mir
+1-1llvm/test/CodeGen/MIR/X86/unknown-instruction.mir
+1-1llvm/test/CodeGen/MIR/X86/unknown-machine-basic-block.mir
+1-1llvm/test/CodeGen/MIR/X86/unknown-metadata-keyword.mir
+1-1llvm/test/CodeGen/MIR/X86/unknown-metadata-node.mir
+1-1llvm/test/CodeGen/MIR/X86/unknown-named-machine-basic-block.mir
+1-1llvm/test/CodeGen/MIR/X86/unknown-register.mir
+1-1llvm/test/CodeGen/MIR/X86/unknown-subregister-index-op.mir
+1-1llvm/test/CodeGen/MIR/X86/unknown-subregister-index.mir
+1-1llvm/test/CodeGen/MIR/X86/unrecognized-character.mir
+1-1llvm/test/CodeGen/MIR/X86/variable-sized-stack-object-size-error.mir
+1-1llvm/test/CodeGen/MIR/X86/variable-sized-stack-objects.mir
+1-1llvm/test/CodeGen/MIR/X86/virtual-register-redefinition-error.mir
+1-1llvm/test/CodeGen/MIR/X86/virtual-registers.mir
+1-1llvm/test/CodeGen/MSP430/2009-05-17-Rot.ll
+1-1llvm/test/CodeGen/MSP430/2009-05-17-Shift.ll
+1-1llvm/test/CodeGen/MSP430/2009-05-19-DoubleSplit.ll
+1-1llvm/test/CodeGen/MSP430/2009-10-10-OrImpDef.ll
+1-1llvm/test/CodeGen/MSP430/2009-11-20-NewNode.ll
+1-1llvm/test/CodeGen/MSP430/AddrMode-bis-rx.ll
+1-1llvm/test/CodeGen/MSP430/AddrMode-bis-xr.ll
+1-1llvm/test/CodeGen/MSP430/AddrMode-mov-rx.ll
+1-1llvm/test/CodeGen/MSP430/AddrMode-mov-xr.ll
+1-1llvm/test/CodeGen/MSP430/BranchSelector.ll
+1-1llvm/test/CodeGen/MSP430/DbgValueOtherTargets.test
+1-1llvm/test/CodeGen/MSP430/Inst16mi.ll
+1-1llvm/test/CodeGen/MSP430/Inst16mm.ll
+1-1llvm/test/CodeGen/MSP430/Inst16mr.ll
+1-1llvm/test/CodeGen/MSP430/Inst16ri.ll
+1-1llvm/test/CodeGen/MSP430/Inst16rm.ll
+1-1llvm/test/CodeGen/MSP430/Inst16rr.ll
+1-1llvm/test/CodeGen/MSP430/Inst8mi.ll
+1-1llvm/test/CodeGen/MSP430/Inst8mm.ll
+1-1llvm/test/CodeGen/MSP430/Inst8mr.ll
+1-1llvm/test/CodeGen/MSP430/Inst8ri.ll
+1-1llvm/test/CodeGen/MSP430/Inst8rm.ll
+1-1llvm/test/CodeGen/MSP430/Inst8rr.ll
+1-1llvm/test/CodeGen/MSP430/InstII.ll
+1-1llvm/test/CodeGen/MSP430/bit.ll
+1-1llvm/test/CodeGen/XCore/sext.ll
+1-1llvm/test/CodeGen/MSP430/flt_rounds.ll
+1-1llvm/test/CodeGen/MSP430/indirectbr.ll
+1-1llvm/test/CodeGen/MSP430/indirectbr2.ll
+1-1llvm/test/CodeGen/MSP430/mult-alt-generic-msp430.ll
+1-1llvm/test/CodeGen/MSP430/select-use-sr.ll
+1-1llvm/test/CodeGen/MSP430/setcc.ll
+1-1llvm/test/CodeGen/MSP430/spill-to-stack.ll
+1-1llvm/test/CodeGen/MSP430/stacksave_restore.ll
+1-1llvm/test/CodeGen/MSP430/umulo-16.ll
+1-1llvm/test/CodeGen/Mips/2008-07-16-SignExtInReg.ll
+1-1llvm/test/CodeGen/Mips/beqzc.ll
+1-1llvm/test/CodeGen/Mips/beqzc1.ll
+1-1llvm/test/CodeGen/Mips/blockaddr.ll
+1-1llvm/test/CodeGen/Hexagon/common-gep-icm.ll
+1-1llvm/test/CodeGen/Mips/brsize3a.ll
+1-1llvm/test/CodeGen/Mips/ci2.ll
+1-1llvm/test/CodeGen/Mips/const1.ll
+1-1llvm/test/CodeGen/Mips/const4a.ll
+1-1llvm/test/CodeGen/Hexagon/common-gep-basic.ll
+1-1llvm/test/CodeGen/Hexagon/combiner-lts.ll
+1-1llvm/test/CodeGen/Mips/ctlz.ll
+1-1llvm/test/CodeGen/Mips/f16abs.ll
+1-1llvm/test/CodeGen/Hexagon/combine_lh.ll
+1-1llvm/test/CodeGen/Hexagon/combine_ir.ll
+1-1llvm/test/CodeGen/Hexagon/combine.ll
+1-1llvm/test/CodeGen/Hexagon/combine-imm-ext2.ll
+1-1llvm/test/CodeGen/Hexagon/combine-imm-ext.ll
+1-1llvm/test/CodeGen/Hexagon/coalescing-hvx-across-calls.ll
+1-1llvm/test/CodeGen/Hexagon/coalesce_tfri.ll
+1-1llvm/test/CodeGen/Mips/hf16call32.ll
+1-1llvm/test/CodeGen/Mips/hf16call32_body.ll
+1-1llvm/test/CodeGen/Hexagon/cmpy-round.ll
+1-1llvm/test/CodeGen/Mips/hfptrcall.ll
+1-1llvm/test/CodeGen/Mips/i32k.ll
+1-1llvm/test/CodeGen/Hexagon/cmph-gtu.ll
+1-1llvm/test/CodeGen/Hexagon/cmpbeq.ll
+1-1llvm/test/CodeGen/Mips/lcb3c.ll
+1-1llvm/test/CodeGen/Mips/lcb4a.ll
+1-1llvm/test/CodeGen/Mips/lcb5.ll
+1-1llvm/test/CodeGen/Mips/mbrsize4a.ll
+1-1llvm/test/CodeGen/Mips/mips16-hf-attr-2.ll
+1-1llvm/test/CodeGen/Mips/mips16-hf-attr.ll
+1-1llvm/test/CodeGen/Hexagon/cmpb_pred.ll
+1-1llvm/test/CodeGen/Mips/nomips16.ll
+1-1llvm/test/CodeGen/Mips/powif64_16.ll
+1-1llvm/test/CodeGen/Mips/rotate.ll
+1-1llvm/test/CodeGen/Hexagon/cmpb_gtu.ll
+1-1llvm/test/CodeGen/Mips/sel1c.ll
+1-1llvm/test/CodeGen/Mips/sel2c.ll
+1-1llvm/test/CodeGen/Mips/simplebr.ll
+1-1llvm/test/CodeGen/Mips/small-section-reserve-gp.ll
+1-1llvm/test/CodeGen/Hexagon/cmpb-eq.ll
+1-1llvm/test/CodeGen/Mips/tail16.ll
+1-1llvm/test/CodeGen/Mips/trap1.ll
+1-1llvm/test/CodeGen/Hexagon/cmpb-dec-imm.ll
+1-1llvm/test/CodeGen/Hexagon/cmp_pred_reg.ll
+1-1llvm/test/CodeGen/Hexagon/cmp_pred2.ll
+1-1llvm/test/CodeGen/Hexagon/cmp_pred.ll
+1-1llvm/test/CodeGen/Hexagon/cmp-to-predreg.ll
+1-1llvm/test/CodeGen/Hexagon/cmp-to-genreg.ll
+1-1llvm/test/CodeGen/Hexagon/cmp-promote.ll
+1-1llvm/test/CodeGen/Hexagon/cmp-extend.ll
+1-1llvm/test/CodeGen/NVPTX/addr-mode.ll
+1-1llvm/test/CodeGen/Hexagon/clr_set_toggle.ll
+1-1llvm/test/CodeGen/Hexagon/circ_st.ll
+1-1llvm/test/CodeGen/Hexagon/circ_pcr_assert.ll
+1-1llvm/test/CodeGen/Hexagon/circ_new.ll
+1-1llvm/test/CodeGen/Hexagon/circ_ldw.ll
+1-1llvm/test/CodeGen/Hexagon/circ_ldd_bug.ll
+1-1llvm/test/CodeGen/Hexagon/circ_ld.ll
+1-1llvm/test/CodeGen/Hexagon/circ-load-isel.ll
+1-1llvm/test/CodeGen/Hexagon/checktabs.ll
+1-1llvm/test/CodeGen/Hexagon/check-subregister-for-latency.ll
+1-1llvm/test/CodeGen/Hexagon/check-dot-new.ll
+1-1llvm/test/CodeGen/Hexagon/cfi_offset2.ll
+1-1llvm/test/CodeGen/Hexagon/cfi_offset.ll
+1-1llvm/test/CodeGen/Hexagon/cfi-offset.ll
+1-1llvm/test/CodeGen/Hexagon/cfi-late.ll
+1-1llvm/test/CodeGen/Hexagon/cfi-late-and-regpressure-init.ll
+1-1llvm/test/CodeGen/Hexagon/cfgopt-fall-through.ll
+1-1llvm/test/CodeGen/Hexagon/cexti16.ll
+1-1llvm/test/CodeGen/Hexagon/cext.ll
+1-1llvm/test/CodeGen/Hexagon/cext-valid-packet1.ll
+1-1llvm/test/CodeGen/Hexagon/cext-unnamed-global.mir
+1-1llvm/test/CodeGen/Hexagon/cext-opt-stack-no-rr.mir
+1-1llvm/test/CodeGen/Hexagon/cext-opt-shifted-range.mir
+1-1llvm/test/CodeGen/Hexagon/cext-opt-range-offset.mir
+1-1llvm/test/CodeGen/Hexagon/cext-opt-range-assert.mir
+1-1llvm/test/CodeGen/Hexagon/cext-opt-numops.mir
+1-1llvm/test/CodeGen/NVPTX/branch-fold.mir
+1-1llvm/test/CodeGen/NVPTX/brkpt.ll
+1-1llvm/test/CodeGen/Hexagon/cext-opt-negative-fi.mir
+1-1llvm/test/CodeGen/Hexagon/cext-opt-block-addr.mir
+1-1llvm/test/CodeGen/Hexagon/cext-opt-basic.mir
+1-1llvm/test/CodeGen/Hexagon/cext-ice.ll
+1-1llvm/test/CodeGen/Hexagon/cext-check.ll
+1-1llvm/test/CodeGen/Hexagon/callr-dep-edge.ll
+1-1llvm/test/CodeGen/Hexagon/calling-conv-2.ll
+1-1llvm/test/CodeGen/Hexagon/callR_noreturn.ll
+1-1llvm/test/CodeGen/Hexagon/call-v4.ll
+1-1llvm/test/CodeGen/Hexagon/call-ret-i1.ll
+1-1llvm/test/CodeGen/Hexagon/call-long1.ll
+1-1llvm/test/CodeGen/Hexagon/builtin-prefetch.ll
+1-1llvm/test/CodeGen/Hexagon/builtin-prefetch-offset.ll
+1-1llvm/test/CodeGen/Hexagon/builtin-expect.ll
+1-1llvm/test/CodeGen/Hexagon/build-vector-v4i8-zext.ll
+1-1llvm/test/CodeGen/Hexagon/build-vector-shuffle.ll
+1-1llvm/test/CodeGen/Hexagon/bugAsmHWloop.ll
+1-1llvm/test/CodeGen/Hexagon/bug9963.ll
+1-1llvm/test/CodeGen/Hexagon/bug9049.ll
+1-1llvm/test/CodeGen/NVPTX/compute-ptx-value-vts.ll
+1-1llvm/test/CodeGen/Hexagon/bug6757-endloop.ll
+1-1llvm/test/CodeGen/Hexagon/bug31839.ll
+1-1llvm/test/CodeGen/Hexagon/bug19254-ifconv-vec.ll
+1-1llvm/test/CodeGen/Hexagon/bug19119.ll
+1-1llvm/test/CodeGen/Hexagon/bug19076.ll
+1-1llvm/test/CodeGen/Hexagon/bug18491-optsize.ll
+1-1llvm/test/CodeGen/Hexagon/bug18008.ll
+1-1llvm/test/CodeGen/Hexagon/bug17386.ll
+1-1llvm/test/CodeGen/Hexagon/bug17276.ll
+1-1llvm/test/CodeGen/Hexagon/bug15515-shuffle.ll
+1-1llvm/test/CodeGen/Hexagon/bug14859-split-const-block-addr.ll
+1-1llvm/test/CodeGen/Hexagon/bug14859-iv-cleanup-lpad.ll
+1-1llvm/test/CodeGen/Hexagon/bug-hcp-tied-kill.ll
+1-1llvm/test/CodeGen/NVPTX/dag-cse.ll
+1-1llvm/test/CodeGen/NVPTX/demote-vars.ll
+1-1llvm/test/CodeGen/Hexagon/bug-allocframe-size.ll
+1-1llvm/test/CodeGen/Hexagon/bug-aa4463-ifconv-vecpred.ll
+1-1llvm/test/CodeGen/Hexagon/bss-local.ll
+1-1llvm/test/CodeGen/Hexagon/brcond-setne.ll
+1-1llvm/test/CodeGen/Hexagon/branchfolder-keep-impdef.ll
+1-1llvm/test/CodeGen/NVPTX/dynamic-stackalloc-regression.ll
+1-1llvm/test/CodeGen/Hexagon/branchfolder-insert-impdef.mir
+1-1llvm/test/CodeGen/Hexagon/branch-non-mbb.ll
+1-1llvm/test/CodeGen/NVPTX/empty-type.ll
+1-1llvm/test/CodeGen/Hexagon/branch-folder-hoist-kills.mir
+1-1llvm/test/CodeGen/Hexagon/blockaddr-fpic.ll
+1-1llvm/test/CodeGen/Hexagon/block-ranges-nodef.ll
+1-1llvm/test/CodeGen/Hexagon/block-addr.ll
+1-1llvm/test/CodeGen/Hexagon/bkfir.ll
+1-1llvm/test/CodeGen/NVPTX/fcos-no-fast-math.ll
+1-1llvm/test/CodeGen/Hexagon/bitmanip.ll
+1-1llvm/test/CodeGen/Hexagon/bitconvert-vector.ll
+1-1llvm/test/CodeGen/Hexagon/bitcast-i128-to-v128i1.ll
+1-1llvm/test/CodeGen/Hexagon/bit-visit-flowq.ll
+1-1llvm/test/CodeGen/Hexagon/bit-validate-reg.ll
+1-1llvm/test/CodeGen/Hexagon/bit-store-upper-sub-hi.mir
+1-1llvm/test/CodeGen/Hexagon/bit-skip-byval.ll
+1-1llvm/test/CodeGen/Hexagon/bit-rie.ll
+1-1llvm/test/CodeGen/Hexagon/bit-loop.ll
+1-1llvm/test/CodeGen/Hexagon/bit-loop-rc-mismatch.ll
+1-1llvm/test/CodeGen/Hexagon/bit-has.ll
+1-1llvm/test/CodeGen/Hexagon/bit-gen-rseq.ll
+1-1llvm/test/CodeGen/Hexagon/bit-extractu-half.ll
+1-1llvm/test/CodeGen/Hexagon/bit-extract.ll
+1-1llvm/test/CodeGen/Hexagon/bit-extract-off.ll
+1-1llvm/test/CodeGen/NVPTX/fsin-no-fast-math.ll
+1-1llvm/test/CodeGen/Hexagon/bit-ext-sat.ll
+1-1llvm/test/CodeGen/Hexagon/bit-eval.ll
+1-1llvm/test/CodeGen/Hexagon/bit-cmp0.mir
+1-1llvm/test/CodeGen/Hexagon/bit-bitsplit.ll
+1-1llvm/test/CodeGen/NVPTX/global-ctor-empty.ll
+1-1llvm/test/CodeGen/NVPTX/global-ctor.ll
+1-1llvm/test/CodeGen/NVPTX/global-dtor.ll
+1-1llvm/test/CodeGen/Hexagon/bit-bitsplit-src.ll
+1-1llvm/test/CodeGen/Hexagon/bit-bitsplit-regclass.ll
+1-1llvm/test/CodeGen/Hexagon/bit-bitsplit-at.ll
+1-1llvm/test/CodeGen/Hexagon/bit-addr-align.mir
+1-1llvm/test/CodeGen/NVPTX/gvar-init.ll
+1-1llvm/test/CodeGen/Hexagon/base-offset-stv4.ll
+1-1llvm/test/CodeGen/Hexagon/base-offset-post.ll
+1-1llvm/test/CodeGen/Hexagon/base-offset-addr.ll
+1-1llvm/test/CodeGen/Hexagon/barrier-flag.ll
+1-1llvm/test/CodeGen/Hexagon/bank-conflict.mir
+1-1llvm/test/CodeGen/Hexagon/bank-conflict-load.mir
+1-1llvm/test/CodeGen/Hexagon/avoidVectorLowering.ll
+1-1llvm/test/CodeGen/Hexagon/avoid-predspill.ll
+1-1llvm/test/CodeGen/Hexagon/avoid-predspill-calleesaved.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/widen-trunc.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/widen-setcc.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/widen-ext.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vmux-order.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vext-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vext-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-predicate-typecast.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-load-store-basic.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-compare-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-compare-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-use-in-different-block.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-terminator.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-store.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-store-mask.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-scalar-mask.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-rescale-nonint.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-order.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-only-phi-use.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-interleaved.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-basic.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-base-type-mismatch.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-bad-move3.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-bad-move.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vector-align-addr.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/vdd0.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/splat.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuffle-half-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuffle-half-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuffle-expanding-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuffle-expanding-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuff-single.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuff-perfect-inverted-pair.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuff-combos-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuff-combos-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuff-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shuff-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shift-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/shift-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/reg-sequence.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/qmul.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/qmul-chop.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/qmul-add-over-32-bit.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/pred-vmem-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/pred-vmem-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/perfect-single.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/non-simple-hvx-type.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/minmax-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/minmax-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/maximize-bandwidth.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/masked-vmem-basic.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/lower-insert-elt.ll
+1-1llvm/test/CodeGen/NVPTX/misched_func_call.ll
+1-1llvm/test/CodeGen/NVPTX/mma-no-sink-after-laneid-check.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/logical-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/logical-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-widen-truncate.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-widen-truncate-pair.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-widen-truncate-illegal-elem.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-widen-store.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-widen-memop.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-vsplat-pair.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-vpackew.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-vec-ext.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-undef-not-zero.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-truncate.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-truncate-legal.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-store-bitcast-v128i1.ll
+1-1llvm/test/CodeGen/NVPTX/pass-name.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-split-masked.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-shuffle-pack.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-shuffle-no-perfect-completion.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-shuffle-isdisel.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-shuffle-gather.ll
+1-1llvm/test/CodeGen/NVPTX/proxy-reg-erasure.mir
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-shuff-single.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-shift-byte.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-sext-inreg.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-setcc-v256i1.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-setcc-pair.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-setcc-pair-fp.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-select-q.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-select-const.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-qfalse.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-q2v-pair.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-q-legalization-loop.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-mstore-fp16.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-intrinsics.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-insert-subvector-v4i8.ll
+1-1llvm/test/CodeGen/NVPTX/sext-setcc.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-hvx-pred-bitcast.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-hvx-concat-truncate.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-extractelt-illegal-type.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-expand-unaligned-loads.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-expand-unaligned-loads-noindexed.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-const-vector.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-const-splat.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-const-splat-imm.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-const-splat-bitcast.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-concat-vectors.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-concat-vectors-bool.ll
+1-1llvm/test/CodeGen/Hexagon/dsub.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-concat-multiple.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-build-vector.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-build-undef.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-bool-vector.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-bitcast-vsplat2.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-bitcast-vsplat.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-anyext-pair.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/isel-anyext-inreg.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/interleave.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/int-to-fp.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/hvx-idiom-empty-results.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/hfinsert.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/fp-to-int.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/float-cost.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/extract-element.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/delta2-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/delta-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/delta-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/deal-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/deal-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/ctpop-split.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/conv-fp-int-ieee.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/conv-fp-fp.ll
+1-1llvm/test/CodeGen/NVPTX/vector-returns.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/contract-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/contract-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/concat-vectors-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/concat-vectors-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/calling-conv.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/build-vector-i32-type.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/build-vector-i32-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/build-vector-i32-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/build-vector-float-type.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/bswap.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/bitwise-pred-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/bitwise-pred-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/bitcount-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/bitcount-128b.ll
+1-1llvm/test/CodeGen/PowerPC/ppc64-anyregcc-crash.ll
+1-1llvm/test/CodeGen/PowerPC/ppc64le-aggregates.ll
+1-1mlir/unittests/Dialect/LLVMIR/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/autohvx/arith.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/arith-float.ll
+1-1mlir/unittests/Dialect/MemRef/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/autohvx/align2-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/align2-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/align-64b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/align-128b.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/addi-opt-predicated-def-bug.ll
+1-1llvm/test/CodeGen/Hexagon/autohvx/abs.ll
+1-1llvm/test/CodeGen/Hexagon/atomicrmw-uinc-udec-wrap.ll
+1-1llvm/test/CodeGen/Hexagon/atomicrmw-cond-sub-clamp.ll
+1-1llvm/test/CodeGen/Hexagon/atomic-rmw-add.ll
+1-1llvm/test/CodeGen/Hexagon/atomic-opaque-basic.ll
+1-1llvm/test/CodeGen/Hexagon/assert-postinc-ptr-not-value.ll
+1-1llvm/test/CodeGen/Hexagon/asr-rnd64.ll
+1-1llvm/test/CodeGen/Hexagon/asr-rnd.ll
+1-1llvm/test/CodeGen/Hexagon/ashift-left-right.ll
+1-1mlir/unittests/Dialect/OpenACC/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/args.ll
+1-1llvm/test/CodeGen/Hexagon/anti-dep-partial.mir
+1-1llvm/test/CodeGen/Hexagon/always-ext.ll
+1-1llvm/test/CodeGen/Hexagon/alu64.ll
+0-2llvm/test/CodeGen/RISCV/rvv/fixed-vectors-abs.ll
+1-1llvm/test/CodeGen/Hexagon/align_test.ll
+1-1llvm/test/CodeGen/Hexagon/align_Os.ll
+1-1mlir/unittests/Dialect/Polynomial/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/aggressive_licm.ll
+1-1llvm/test/CodeGen/Hexagon/aggr-licm.ll
+1-1mlir/unittests/Dialect/SCF/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/aggr-copy-order.ll
+1-1mlir/unittests/Dialect/SPIRV/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/aggr-antidep-tied.ll
+0-2llvm/test/CodeGen/RISCV/rvv/vdiv-vp.ll
+1-1mlir/unittests/Dialect/SparseTensor/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/adjust-latency-stackST.ll
+1-1llvm/test/CodeGen/Hexagon/addsubcarry.ll
+1-1llvm/test/CodeGen/Hexagon/addrmode-rr-to-io.mir
+1-1llvm/test/CodeGen/Hexagon/addrmode-opt-assert.mir
+1-1llvm/test/CodeGen/Hexagon/addrmode-offset.ll
+1-1llvm/test/CodeGen/Hexagon/addrmode-no-rdef.mir
+1-1llvm/test/CodeGen/Hexagon/addrmode-keepdeadphis.mir
+1-1llvm/test/CodeGen/Hexagon/addrmode-keepdeadphis.ll
+0-2llvm/test/CodeGen/RISCV/rvv/vmax-vp.ll
+1-1mlir/unittests/Dialect/Transform/CMakeLists.txt
+0-2llvm/test/CodeGen/RISCV/rvv/vmin-vp.ll
+1-1mlir/unittests/Dialect/Utils/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/addrmode-indoff.ll
+1-1llvm/test/CodeGen/Hexagon/addrmode-immop.mir
+1-1llvm/test/CodeGen/Hexagon/addrmode-globoff.mir
+0-2llvm/test/CodeGen/RISCV/rvv/vrem-vp.ll
+1-1clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines/pro-type-const-cast.cpp
+1-1clang-tools-extra/test/clang-tidy/checkers/bugprone/argument-comment-strict.cpp
+1-1mlir/unittests/Interfaces/CMakeLists.txt
+1-1clang-tools-extra/clang-tidy/utils/RenamerClangTidyCheck.cpp
+1-1mlir/unittests/Pass/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/addrmode-align.ll
+1-1llvm/test/CodeGen/Hexagon/addr-mode-opt.ll
+0-2llvm/test/CodeGen/RISCV/rvv/vsra-vp.ll
+1-1mlir/unittests/Rewrite/CMakeLists.txt
+1-1llvm/test/CodeGen/Hexagon/addr-calc-opt.ll
+1-1llvm/test/CodeGen/Hexagon/addh-shifted.ll
+1-1llvm/test/CodeGen/Hexagon/addh-sext-trunc.ll
+1-1llvm/test/CodeGen/Hexagon/addasl-address.ll
+1-1llvm/test/CodeGen/Hexagon/addaddi.ll
+1-1llvm/test/CodeGen/SPARC/2006-01-22-BitConvertLegalize.ll
+1-1llvm/test/CodeGen/SPARC/2007-05-09-JumpTables.ll
+1-1llvm/test/CodeGen/SPARC/2007-07-05-LiveIntervalAssert.ll
+1-1llvm/test/CodeGen/SPARC/2008-10-10-InlineAsmMemoryOperand.ll
+1-1llvm/test/CodeGen/SPARC/2008-10-10-InlineAsmRegOperand.ll
+1-1llvm/test/CodeGen/Hexagon/add_mpi_RRR.ll
+1-1llvm/test/CodeGen/SPARC/2009-08-28-WeakLinkage.ll
+1-1llvm/test/CodeGen/Hexagon/add_int_double.ll
+1-1llvm/test/CodeGen/Hexagon/add-use.ll
+1-1llvm/test/CodeGen/Hexagon/absimm.ll
+1-1llvm/test/CodeGen/Hexagon/absaddr-store.ll
+1-1llvm/test/CodeGen/SPARC/2011-01-21-ByValArgs.ll
+1-1llvm/test/CodeGen/SPARC/2011-01-22-SRet.ll
+1-1llvm/test/CodeGen/SPARC/2011-12-03-TailDuplication.ll
+1-1llvm/test/CodeGen/Hexagon/abs.ll
+1-1llvm/test/CodeGen/Hexagon/abi-padding-2.ll
+1-1llvm/test/CodeGen/Hexagon/V60-VDblNew.ll
+1-1llvm/test/CodeGen/Hexagon/SUnit-boundary-prob.ll
+1-1llvm/test/CodeGen/Hexagon/PR33749.ll
+1-1llvm/test/CodeGen/SPARC/64spill.ll
+1-1llvm/test/CodeGen/SPARC/DbgValueOtherTargets.test
+1-1llvm/test/CodeGen/Hexagon/P08214.ll
+1-1llvm/test/CodeGen/SPARC/LeonDetectRoundChangePassUT.ll
+1-1llvm/test/CodeGen/Hexagon/NVJumpCmp.ll
+1-1llvm/test/CodeGen/Hexagon/M4_mpyrr_addi_global.ll
+1-1llvm/test/CodeGen/Hexagon/M4_mpyri_addi_global.ll
+1-1llvm/test/CodeGen/Hexagon/Halide_vec_cast_trunc2.ll
+1-1llvm/test/CodeGen/Hexagon/Halide_vec_cast_trunc1.ll
+1-1llvm/test/CodeGen/SPARC/atomicrmw-uinc-udec-wrap.ll
+1-1llvm/test/CodeGen/Hexagon/BranchPredict.ll
+1-1llvm/test/CodeGen/SPARC/basictest.ll
+1-1llvm/test/CodeGen/SPARC/cast-sret-func.ll
+1-1llvm/test/CodeGen/Hexagon/Atomics.ll
+1-1llvm/test/CodeGen/SPARC/cttz.ll
+1-1llvm/test/CodeGen/Hexagon/64bit_tstbit.ll
+1-1llvm/test/CodeGen/BPF/xaddd_v1.ll
+1-1llvm/test/CodeGen/BPF/warn-stack.ll
+1-1llvm/test/CodeGen/BPF/warn-call.ll
+1-1llvm/test/CodeGen/BPF/vararg1.ll
+1-1llvm/test/CodeGen/BPF/struct_ret2.ll
+1-1llvm/test/CodeGen/SPARC/inlineasm-v9.ll
+1-1llvm/test/CodeGen/SPARC/inlineasm.ll
+1-1llvm/test/CodeGen/SPARC/leafproc.ll
+1-1llvm/test/CodeGen/SPARC/mult-alt-generic-sparc.ll
+1-1llvm/test/CodeGen/BPF/struct_ret1.ll
+1-1llvm/test/CodeGen/SPARC/parts.ll
+1-1llvm/test/CodeGen/SPARC/private.ll
+1-1llvm/test/CodeGen/SPARC/readcycle.ll
+1-1llvm/test/CodeGen/SPARC/reg64.ll
+1-1llvm/test/CodeGen/SPARC/register-clobber.ll
+1-1llvm/test/CodeGen/SPARC/reserved-regs.ll
+1-1llvm/test/CodeGen/SPARC/salvage-debug-isel.ll
+1-1llvm/test/CodeGen/SPARC/select-mask.ll
+1-1llvm/test/CodeGen/BPF/struct-arg.ll
+1-1llvm/test/CodeGen/SPARC/soft-float.ll
+1-1llvm/test/CodeGen/SPARC/soft-mul-div.ll
+1-1llvm/test/CodeGen/SPARC/spill.ll
+1-1llvm/test/CodeGen/SPARC/sret-secondary.ll
+1-1llvm/test/CodeGen/BPF/store_imm.ll
+1-1llvm/test/CodeGen/SPARC/tn0009.mir
+1-1llvm/test/CodeGen/SPARC/tn0010.mir
+1-1llvm/test/CodeGen/SPARC/tn0012.mir
+1-1llvm/test/CodeGen/SPARC/tn0013.mir
+1-1llvm/test/CodeGen/SPARC/vector-call.ll
+1-1llvm/test/CodeGen/SPARC/vector-extract-elt.ll
+1-1llvm/test/CodeGen/SPARC/zerostructcall.ll
+1-1llvm/test/CodeGen/BPF/spill-alu32.ll
+1-1llvm/test/CodeGen/BPF/sockex2.ll
+1-1llvm/test/CodeGen/BPF/shifts.ll
+1-1llvm/test/CodeGen/BPF/selectiondag-bug.ll
+1-1llvm/test/CodeGen/BPF/select_ri.ll
+1-1llvm/test/CodeGen/Thumb2/bug-subw.ll
+1-1llvm/test/CodeGen/VE/Packed/vec_fneg.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_add.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_and.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_fadd.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_fdiv.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_fmul.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_fsub.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_mul.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_or.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_sdiv.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_shl.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_sra.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_srl.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_sub.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_udiv.ll
+1-1llvm/test/CodeGen/VE/Packed/vp_xor.ll
+1-1llvm/test/CodeGen/VE/Vector/expand_single_elem_build_vec.ll
+1-1llvm/test/CodeGen/VE/Vector/feature_vpu.ll
+1-1llvm/test/CodeGen/VE/Vector/vec_fma.ll
+1-1llvm/test/CodeGen/VE/Vector/vec_fneg.ll
+1-1llvm/test/CodeGen/VE/Vector/vec_reduce_add.ll
+1-1llvm/test/CodeGen/VE/Vector/vec_reduce_and.ll
+1-1llvm/test/CodeGen/VE/Vector/vec_reduce_or.ll
+1-1llvm/test/CodeGen/VE/Vector/vec_reduce_smax.ll
+1-1llvm/test/CodeGen/VE/Vector/vec_reduce_xor.ll
+1-1llvm/test/CodeGen/VE/Vector/vec_select.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_add.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_and.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_ashr.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fadd.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fadd_merge.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fdiv.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fdiv_merge.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fma.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fma_merge.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fmul.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fmul_merge.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fsub.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_fsub_merge.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_lshr.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_merge.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_mul.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_or.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_reduce_add.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_reduce_and.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_reduce_or.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_reduce_smax.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_reduce_xor.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_sdiv.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_select.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_shl.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_sra.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_srem.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_srl.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_sub.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_udiv.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_urem.ll
+1-1llvm/test/CodeGen/VE/Vector/vp_xor.ll
+1-1llvm/test/CodeGen/VE/null-mctargetstreamer.ll
+1-1llvm/test/CodeGen/X86/2006-10-02-BoolRetCrash.ll
+1-1llvm/test/CodeGen/X86/GlobalISel/select-intrinsic-x86-flags-read-u32.mir
+1-1llvm/test/CodeGen/X86/anyregcc-crash.ll
+1-1llvm/test/CodeGen/BPF/sdiv_smod.ll
+1-1llvm/test/CodeGen/BPF/rodata_7.ll
+1-1llvm/test/CodeGen/BPF/rodata_6.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_8.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_7.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_5.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_4.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_3.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_2.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_1.ll
+1-1llvm/test/CodeGen/Hexagon/double.ll
+1-1llvm/test/CodeGen/BPF/optnone-1.ll
+1-1llvm/test/CodeGen/BPF/no-merge-attr.ll
+1-1llvm/test/CodeGen/BPF/movsx.ll
+1-1llvm/test/CodeGen/BPF/mem_offset_be.ll
+1-1llvm/test/CodeGen/BPF/mem_offset.ll
+1-1llvm/test/CodeGen/BPF/many_args2.ll
+1-1llvm/test/CodeGen/X86/urem-seteq-illegal-types.ll
+1-1llvm/test/CodeGen/BPF/many_args1.ll
+1-1llvm/test/CodeGen/BPF/loops.ll
+1-1llvm/test/CodeGen/BPF/load.ll
+1-1llvm/test/CodeGen/BPF/ldsx.ll
+1-1llvm/test/CodeGen/BPF/is_zext_free.ll
+1-1llvm/test/CodeGen/BPF/is_trunc_free.ll
+1-1llvm/test/CodeGen/BPF/gotol.ll
+1-1llvm/test/CodeGen/BPF/fi_ri.ll
+1-1llvm/test/CodeGen/BPF/ex1.ll
+1-1llvm/test/CodeGen/BPF/cttz-ctlz.ll
+1-1llvm/test/CodeGen/BPF/cmp.ll
+1-1llvm/test/CodeGen/BPF/cc_ret.ll
+1-1llvm/test/CodeGen/BPF/cc_args_be.ll
+1-1llvm/test/CodeGen/BPF/cc_args.ll
+1-1llvm/test/CodeGen/BPF/callx.ll
+1-1llvm/test/CodeGen/X86/vector-shift-shl-256.ll
+1-1llvm/test/CodeGen/BPF/byval.ll
+1-1llvm/test/CodeGen/X86/widen_arith-4.ll
+1-1llvm/test/CodeGen/XCore/2008-11-17-Shl64.ll
+1-1llvm/test/CodeGen/XCore/2009-01-08-Crash.ll
+1-1llvm/test/CodeGen/XCore/2009-01-14-Remat-Crash.ll
+1-1llvm/test/CodeGen/XCore/2009-03-27-v2f64-param.ll
+1-1llvm/test/CodeGen/XCore/2009-07-15-store192.ll
+1-1llvm/test/CodeGen/XCore/2010-02-25-LSR-Crash.ll
+1-1llvm/test/CodeGen/XCore/2011-01-31-DAGCombineBug.ll
+1-1llvm/test/CodeGen/XCore/2011-08-01-DynamicAllocBug.ll
+1-1llvm/test/CodeGen/XCore/DbgValueOtherTargets.test
+1-1llvm/test/CodeGen/XCore/addsub64.ll
+1-1llvm/test/CodeGen/XCore/aliases.ll
+1-1llvm/test/CodeGen/XCore/align.ll
+1-1llvm/test/CodeGen/XCore/alignment.ll
+1-1llvm/test/CodeGen/XCore/ashr.ll
+1-1llvm/test/CodeGen/XCore/atomic.ll
+1-1llvm/test/CodeGen/XCore/basictest.ll
+1-1llvm/test/CodeGen/XCore/bigstructret.ll
+1-1llvm/test/CodeGen/XCore/bitrev.ll
+1-1llvm/test/CodeGen/XCore/byVal.ll
+1-1llvm/test/CodeGen/XCore/call.ll
+1-1llvm/test/CodeGen/XCore/constants.ll
+1-1llvm/test/CodeGen/XCore/events.ll
+1-1llvm/test/CodeGen/XCore/exception.ll
+1-1llvm/test/CodeGen/XCore/fneg.ll
+1-1llvm/test/CodeGen/XCore/getid.ll
+1-1llvm/test/CodeGen/BPF/bswap.ll
+1-1llvm/test/CodeGen/XCore/indirectbr.ll
+1-1llvm/test/CodeGen/XCore/inline-asm.ll
+1-1llvm/test/CodeGen/XCore/inlineasm-output-template.ll
+1-1llvm/test/CodeGen/XCore/ladd_lsub_combine.ll
+1-1llvm/test/CodeGen/XCore/licm-ldwcp.ll
+1-1llvm/test/CodeGen/XCore/linkage.ll
+1-1llvm/test/CodeGen/BPF/bpf-fastcall-regmask-1.ll
+1-1llvm/test/CodeGen/XCore/load.ll
+1-1llvm/test/CodeGen/XCore/memcpy.ll
+1-1llvm/test/CodeGen/XCore/misc-intrinsics.ll
+1-1llvm/test/CodeGen/XCore/mkmsk.ll
+1-1llvm/test/CodeGen/BPF/bpf-fastcall-5.ll
+1-1llvm/test/CodeGen/XCore/offset_folding.ll
+1-1llvm/test/CodeGen/XCore/private.ll
+1-1llvm/test/CodeGen/XCore/ps-intrinsics.ll
+1-1llvm/test/CodeGen/XCore/resources.ll
+1-1llvm/test/CodeGen/XCore/resources_combine.ll
+1-1llvm/test/CodeGen/XCore/section-name.ll
+1-1llvm/test/CodeGen/XCore/shedulingPreference.ll
+1-1llvm/test/CodeGen/XCore/sr-intrinsics.ll
+1-1llvm/test/CodeGen/XCore/store.ll
+1-1llvm/test/CodeGen/XCore/switch.ll
+1-1llvm/test/CodeGen/XCore/switch_long.ll
+1-1llvm/test/CodeGen/XCore/tls.ll
+1-1llvm/test/CodeGen/XCore/trampoline.ll
+1-1llvm/test/CodeGen/XCore/trap.ll
+1-1llvm/test/CodeGen/XCore/unaligned_load.ll
+1-1llvm/test/CodeGen/XCore/unaligned_store.ll
+1-1llvm/test/CodeGen/XCore/unaligned_store_combine.ll
+1-1llvm/test/CodeGen/XCore/varargs.ll
+1-1llvm/test/CodeGen/XCore/zext.ll
+1-1llvm/test/CodeGen/XCore/zextfree.ll
+1-1llvm/test/DebugInfo/MIR/InstrRef/instr-ref-roundtrip.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/livedebugvalues_illegal_locs.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/livedebugvalues_instrref_tolocs.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/livedebugvalues_recover_clobbers.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/livedebugvalues_stackslot_subregs.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/livedebugvalues_subreg_substitutions.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/memory-operand-tracking.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/no-duplicates.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/no-metainstrs.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/out-of-scope-blocks.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/pretty-print.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/single-assign-propagation.mir
+1-1llvm/test/DebugInfo/MIR/InstrRef/substitusions-roundtrip.mir
+1-1llvm/test/DebugInfo/MIR/X86/backup-entry-values-usage.mir
+1-1llvm/test/DebugInfo/MIR/X86/complex-entryvalue.mir
+1-1llvm/test/CodeGen/BPF/bpf-fastcall-4.ll
+1-1llvm/test/DebugInfo/MIR/X86/entry-value-of-modified-param.mir
+1-1llvm/test/DebugInfo/MIR/X86/entry-value-of-modified-param2.mir
+1-1llvm/test/CodeGen/BPF/bpf-fastcall-3.ll
+1-1llvm/test/DebugInfo/MIR/X86/kill-entry-value-after-diamond-bbs.mir
+1-1llvm/test/DebugInfo/MIR/X86/kill-entry-value-after-diamond-bbs2.mir
+1-1llvm/test/DebugInfo/MIR/X86/live-debug-values-3preds.mir
+1-1llvm/test/DebugInfo/MIR/X86/live-debug-values-restore.mir
+1-1llvm/test/CodeGen/BPF/bpf-fastcall-2.ll
+1-1llvm/test/DebugInfo/MIR/X86/live-debug-values.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues-ignores-metaInstructions.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues-limit.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond_match_clobber.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond_match_move.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond_one_clobber.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond_one_move.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_loop.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_bb_to_bb.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_bb_to_bb_clobbered.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_bb_to_bb_move_to_clobber.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_load_in_loop.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_break.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_break_clobbered.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_clobbered.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_diamond.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_diamond_clobber.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_diamond_move.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_early_clobber.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_terminated.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_two_backedge.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_two_backedge_clobbered.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_within_loop.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_within_loop_clobbered.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_within_loop_moved.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_within_loop_outer_moved.mir
+1-1llvm/test/DebugInfo/MIR/X86/livedebugvalues_many_loop_heads.mir
+1-1llvm/test/CodeGen/BPF/bpf-fastcall-1.ll
+1-1llvm/test/DebugInfo/MIR/X86/no-cfi-loc.mir
+1-1llvm/test/DebugInfo/MIR/X86/piece-entryval.mir
+1-1llvm/test/CodeGen/BPF/basictest.ll
+1-1llvm/test/DebugInfo/MIR/X86/remove-entry-value-from-loop.mir
+1-1llvm/test/CodeGen/BPF/atomics_sub64_relaxed_v1.ll
+1-1llvm/test/CodeGen/BPF/atomics_mem_order_v3.ll
+1-1llvm/test/CodeGen/BPF/atomics_mem_order_v1.ll
+1-1llvm/test/DebugInfo/X86/single-dbg_value.ll
+1-1llvm/test/CodeGen/BPF/atomics_2.ll
+1-1llvm/test/CodeGen/BPF/alu8.ll
+1-1llvm/test/CodeGen/BPF/addr-space-globals2.ll
+1-1llvm/test/CodeGen/BPF/addr-space-globals.ll
+1-1llvm/test/CodeGen/BPF/addr-space-cast.ll
+1-1llvm/test/CodeGen/BPF/CORE/simplifypatable-nullptr.ll
+1-1llvm/test/CodeGen/BPF/CORE/field-reloc-st-imm.ll
+1-1llvm/test/CodeGen/BPF/BTF/atomics.ll
+1-1llvm/test/CodeGen/BPF/32-bit-subreg-peephole.ll
+1-1llvm/test/CodeGen/BPF/32-bit-subreg-peephole-phi-3.ll
+1-1llvm/test/CodeGen/BPF/32-bit-subreg-peephole-phi-2.ll
+1-1llvm/test/CodeGen/BPF/32-bit-subreg-peephole-phi-1.ll
+1-1llvm/test/CodeGen/BPF/32-bit-subreg-load-store.ll
+1-1llvm/test/CodeGen/BPF/32-bit-subreg-cond-select.ll
+1-1llvm/test/CodeGen/AVR/zext.ll
+1-1llvm/test/CodeGen/AVR/zeroreg.ll
+1-1llvm/test/CodeGen/AVR/xor.ll
+1-1llvm/test/CodeGen/AVR/varargs.ll
+1-1llvm/test/CodeGen/AVR/unaligned-atomic-ops.ll
+1-1llvm/test/CodeGen/AVR/umul.with.overflow.i16-bug.ll
+1-1llvm/test/CodeGen/AVR/umul-with-overflow.ll
+1-1llvm/test/CodeGen/AVR/trunc.ll
+1-1llvm/test/CodeGen/AVR/sub.ll
+1-1llvm/test/CodeGen/AVR/store.ll
+1-1llvm/test/CodeGen/AVR/store-undef.ll
+1-1llvm/test/CodeGen/AVR/stdwstk.ll
+1-1llvm/test/CodeGen/AVR/std-ldd-immediate-overflow.ll
+1-1llvm/test/CodeGen/AVR/std-immediate-overflow.ll
+1-1llvm/test/CodeGen/AVR/smul-with-overflow.ll
+1-1llvm/test/CodeGen/AVR/sign-extension.ll
+1-1llvm/test/CodeGen/AVR/shift.ll
+1-1llvm/test/CodeGen/AVR/sext.ll
+1-1llvm/test/CodeGen/AVR/select-must-add-unconditional-jump.ll
+1-1llvm/test/CodeGen/AVR/rust-bug-98167.ll
+1-1llvm/test/CodeGen/AVR/rust-avr-bug-99.ll
+1-1llvm/test/CodeGen/AVR/rust-avr-bug-95.ll
+1-1llvm/test/CodeGen/AVR/rust-avr-bug-37.ll
+1-1llvm/test/MC/AMDGPU/gfx950_asm_vop1_dpp16.s
+1-1llvm/test/CodeGen/AVR/rust-avr-bug-112.ll
+1-1llvm/test/MC/AMDGPU/gfx950_invalid_encoding.txt
+1-1llvm/test/CodeGen/AVR/runtime-trig.ll
+1-1llvm/test/CodeGen/AVR/rem.ll
+1-1llvm/test/CodeGen/AVR/pseudo/LDDWRdYQ.mir
+1-1mlir/unittests/Support/CMakeLists.txt
+1-1clang-tools-extra/clang-tidy/readability/RedundantCastingCheck.cpp
+1-1clang-tools-extra/clang-tidy/readability/InconsistentDeclarationParameterNameCheck.h
+1-1clang-tools-extra/clang-tidy/performance/InefficientVectorOperationCheck.cpp
+1-1clang-tools-extra/clang-tidy/cppcoreguidelines/ProTypeMemberInitCheck.cpp
+1-1mlir/unittests/Tools/lsp-server-support/CMakeLists.txt
+1-1llvm/test/CodeGen/AVR/progmem.ll
+1-1llvm/test/CodeGen/AVR/progmem-extended.ll
+1-1llvm/test/CodeGen/AVR/pre-schedule.ll
+1-1llvm/test/CodeGen/AVR/or.ll
+1-1llvm/test/CodeGen/AVR/no-print-operand-twice.ll
+1-1llvm/test/CodeGen/AVR/no-copy-data.ll
+1-1llvm/test/CodeGen/AVR/no-clear-bss.ll
+1-1llvm/test/CodeGen/AVR/lower-formal-arguments-assertion.ll
+1-1llvm/test/CodeGen/AVR/lower-formal-args-struct-return.ll
+1-1llvm/test/CodeGen/AVR/load.ll
+1-1llvm/test/CodeGen/AVR/ldd-immediate-overflow.ll
+1-1llvm/test/CodeGen/AVR/large-return-size.ll
+1-1llvm/test/CodeGen/AVR/issue-regalloc-stackframe-folding-earlyclobber.ll
+1-1llvm/test/CodeGen/AVR/issue-cannot-select-bswap.ll
+1-1llvm/test/CodeGen/AVR/io.ll
+1-1llvm/test/CodeGen/AVR/intrinsics/stacksave-restore.ll
+1-1llvm/test/CodeGen/AVR/intrinsics/named-reg-special.ll
+1-1llvm/test/MC/Disassembler/AMDGPU/gfx950_dasm_ds_read_tr.txt
+1-1llvm/test/MC/Disassembler/AMDGPU/gfx950_dasm_vop1.txt
+1-1llvm/test/MC/Disassembler/AMDGPU/gfx950_dasm_vop3.txt
+1-1llvm/test/MC/Disassembler/AMDGPU/gfx950_dasm_xdlops.txt
+1-1llvm/test/CodeGen/AVR/intrinsics/named-reg-alloc.ll
+1-1llvm/test/CodeGen/AVR/interrupts.ll
+0-2llvm/test/MC/Disassembler/WebAssembly/wasm-error.txt
+0-2llvm/test/MC/Disassembler/WebAssembly/wasm.txt
+1-1llvm/test/CodeGen/AVR/integration/blink.ll
+1-1llvm/test/CodeGen/AVR/inline-asm/inline-asm2.ll
+2-0llvm/test/MC/Disassembler/Xtensa/lit.local.cfg
+1-1llvm/test/CodeGen/AVR/inline-asm/inline-asm.ll
+1-1llvm/test/MC/Hexagon/extended_relocations.ll
+1-1llvm/test/CodeGen/AVR/impossible-reg-to-reg-copy.ll
+1-1llvm/test/CodeGen/AVR/icall-func-pointer-correct-addr-space.ll
+1-1llvm/test/CodeGen/AVR/high-pressure-on-ptrregs.ll
+1-1llvm/test/CodeGen/AVR/frmidx-iterator-bug.ll
+1-1llvm/test/CodeGen/AVR/frame.ll
+1-1llvm/test/CodeGen/AVR/features/avr25.ll
+1-1llvm/test/CodeGen/AVR/expand-integer-failure.ll
+1-1llvm/test/CodeGen/AVR/eor.ll
+1-1llvm/test/CodeGen/AVR/dynalloca.ll
+1-1llvm/test/CodeGen/AVR/div.ll
+1-1llvm/test/MachineVerifier/AMDGPU/fix-illegal-vector-copies.mir
+1-1llvm/test/CodeGen/AVR/cttz.ll
+1-1llvm/test/MachineVerifier/test_copy_physregs_x86.mir
+1-1llvm/test/CodeGen/AVR/ctpop.ll
+1-1llvm/test/MachineVerifier/verify-regops.mir
+1-1llvm/test/CodeGen/AVR/ctlz.ll
+1-1llvm/test/TableGen/GlobalISelEmitterRegSequence.td
+1-1llvm/test/CodeGen/AVR/copy-data-to-ram.ll
+1-1llvm/test/CodeGen/AVR/cmp.ll
+1-1llvm/test/CodeGen/AVR/clear-bss.ll
+1-1llvm/test/CodeGen/AVR/calling-conv/c/return_aggr.ll
+1-1llvm/test/CodeGen/AVR/calling-conv/c/return.ll
+1-1llvm/test/CodeGen/AVR/calling-conv/c/call_aggr.ll
+1-1llvm/test/CodeGen/AVR/calling-conv/c/call.ll
+1-1llvm/test/Transforms/InstCombine/load-cmp.ll
+1-1llvm/test/CodeGen/AVR/brind.ll
+1-1llvm/test/Transforms/InstCombine/memcpy-from-global.ll
+1-1llvm/test/CodeGen/AVR/block-address-is-in-progmem-space.ll
+1-1llvm/test/CodeGen/AVR/avr-rust-issue-123.ll
+1-1llvm/test/Transforms/InstCombine/stpcpy-1.ll
+1-1llvm/test/Transforms/InstCombine/stpcpy_chk-1.ll
+1-1llvm/test/CodeGen/AVR/atomics/swap.ll
+1-1llvm/test/CodeGen/AVR/atomics/store16.ll
+1-1llvm/test/Transforms/InstCombine/strncat-2.ll
+1-1llvm/test/CodeGen/AVR/atomics/store.ll
+1-1llvm/test/CodeGen/AVR/atomics/load8.ll
+1-1llvm/test/CodeGen/AVR/atomics/load64.ll
+1-1llvm/test/CodeGen/AVR/atomics/load32.ll
+1-1llvm/test/CodeGen/AVR/atomics/load16.ll
+1-1llvm/test/Transforms/InstCombine/wcslen-3.ll
+1-1llvm/test/CodeGen/AVR/atomics/load-store-16-unexpected-register-bug.ll
+1-1llvm/test/CodeGen/AVR/atomics/fence.ll
+1-1llvm/test/Transforms/LoadStoreVectorizer/NVPTX/propagate-invariance-metadata.ll
+1-1llvm/test/CodeGen/AVR/and.ll
+1-1llvm/test/CodeGen/AVR/alloca.ll
+1-1llvm/test/CodeGen/AVR/add.ll
+1-1llvm/test/Transforms/LoopVectorize/AArch64/deterministic-type-shrinkage.ll
+1-1llvm/test/CodeGen/AVR/PR37143.ll
+1-1llvm/test/CodeGen/AVR/PR31345.ll
+1-1llvm/test/CodeGen/AVR/PR31344.ll
+1-1llvm/test/CodeGen/ARC/ldst.ll
+1-1llvm/test/CodeGen/ARC/intrinsics.ll
+1-1llvm/test/CodeGen/ARC/call.ll
+1-1llvm/test/Transforms/LoopVectorize/AArch64/interleave-allocsize-not-equal-typesize.ll
+1-1llvm/test/CodeGen/ARC/brcc.ll
+1-1llvm/test/CodeGen/ARC/alu.ll
+1-1llvm/test/CodeGen/ARC/addrmode.ll
+1-1llvm/test/CodeGen/AMDGPU/remaining-virtual-register-operands.ll
+1-1llvm/test/CodeGen/AMDGPU/mmra.ll
+1-1llvm/test/CodeGen/AMDGPU/mai-hazards-mfma-scale.gfx950.mir
+1-1llvm/test/Transforms/LoopVectorize/AArch64/pr60831-sve-inv-store-crash.ll
+1-1mlir/unittests/Transforms/CMakeLists.txt
+1-1llvm/test/CodeGen/AMDGPU/load-store-opt-addc0.mir
+1-1llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx950.bf16.ll
+1-1llvm/test/CodeGen/AMDGPU/issue48473.mir
+1-1llvm/test/CodeGen/AMDGPU/invalid-inline-asm-constraint-crash.ll
+1-1llvm/test/CodeGen/AMDGPU/illegal-eviction-assert.mir
+1-1llvm/test/CodeGen/AMDGPU/GlobalISel/mmra.ll
+1-1llvm/test/CodeGen/AArch64/stack-tagging-ex-2.ll
+1-1llvm/test/Transforms/LoopVectorize/AArch64/sve-fneg.ll
+1-1llvm/test/CodeGen/AArch64/arm64-anyregcc-crash.ll
+0-2llvm/test/CodeGen/AArch64/O0-pipeline.ll
+1-1llvm/test/Transforms/LoopVectorize/AArch64/sve-runtime-check-size-based-threshold.ll
+2-0offload/CMakeLists.txt
+1-1llvm/test/Transforms/LoopVectorize/AArch64/sve-vector-reverse.ll
+1-1llvm/test/Transforms/LoopVectorize/AArch64/sve-widen-gep.ll
+1-1llvm/test/Transforms/LoopVectorize/AArch64/sve2-histcnt-epilogue.ll
+1-1llvm/test/Transforms/LoopVectorize/AArch64/sve2-histcnt-too-many-deps.ll
+1-1llvm/test/Transforms/LoopVectorize/ARM/mve-gather-scatter-tailpred.ll
+1-1llvm/test/Transforms/LoopVectorize/ARM/mve-hoist-runtime-checks.ll
+1-1llvm/lib/TargetParser/X86TargetParser.cpp
+2-0llvm/lib/Target/Xtensa/MCTargetDesc/XtensaInstPrinter.h
+1-1llvm/test/Transforms/LoopVectorize/PowerPC/vplan-force-tail-with-evl.ll
+1-1llvm/test/Transforms/LoopVectorize/PowerPC/widened-massv-call.ll
+2-0llvm/lib/Target/SPIRV/SPIRVCommandLine.cpp
+1-1bolt/test/merge-fdata-mixed-mode.test
+1-1llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
+1-1bolt/test/merge-fdata-mixed-bat-no-lbr.test
+1-1llvm/lib/Target/RISCV/RISCVSchedXiangShanNanHu.td
+1-1llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR7.td
+1-1llvm/lib/Target/RISCV/RISCVSchedRocket.td
+1-1llvm/lib/Target/RISCV/RISCVInstrInfoXCV.td
+2-0llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
+0-2llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.h
+2-0offload/plugins-nextgen/common/src/Utils/ELF.cpp
+1-1llvm/test/Transforms/LoopVectorize/RISCV/vf-will-not-generate-any-vector-insts.ll
+1-1llvm/test/Transforms/LoopVectorize/X86/conversion-cost.ll
+1-1llvm/lib/Target/DirectX/DXILPrepare.cpp
+1-1llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp
+2-0llvm/lib/Target/ARM/ARMInstrThumb2.td
+1-1llvm/test/Transforms/LoopVectorize/X86/illegal-parallel-loop-uniform-write.ll
+2-0llvm/lib/Target/ARM/ARMInstrInfo.td
+2-0llvm/lib/Target/AMDGPU/SIInstrInfo.h
+1-1llvm/test/Transforms/LoopVectorize/X86/invariant-load-gather.ll
+1-1llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp
+1-1llvm/test/Transforms/LoopVectorize/X86/masked-store-cost.ll
+0-2llvm/lib/Target/AArch64/AArch64TargetMachine.cpp
+0-2llvm/lib/Target/AArch64/AArch64.h
+1-1llvm/test/Transforms/LoopVectorize/X86/pr23997.ll
+1-1llvm/test/Transforms/LoopVectorize/X86/pr47437.ll
+1-1llvm/test/Transforms/LoopVectorize/X86/pr54634.ll
+1-1llvm/test/Transforms/LoopVectorize/X86/pr56319-vector-exit-cond-optimization-epilogue-vectorization.ll
+1-1llvm/lib/MC/TargetRegistry.cpp
+1-1llvm/test/Transforms/LoopVectorize/X86/uniform_mem_op.ll
+1-1llvm/test/Transforms/LoopVectorize/X86/vect.omp.force.small-tc.ll
+1-1llvm/test/Transforms/LoopVectorize/X86/vectorize-force-tail-with-evl.ll
+2-0llvm/lib/ExecutionEngine/Orc/CMakeLists.txt
+1-1llvm/test/Transforms/LoopVectorize/dead_instructions.ll
+1-1llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
+1-1llvm/lib/CodeGen/MachineSink.cpp
+1-1llvm/lib/CodeGen/MachineOutliner.cpp
+1-1llvm/test/Transforms/LoopVectorize/epilog-vectorization-trunc-induction-steps.ll
+0-2llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp
+1-1llvm/test/Transforms/LoopVectorize/icmp-uniforms.ll
+2-0llvm/lib/Bitcode/Writer/BitcodeWriter.cpp
+2-0llvm/lib/Bitcode/Reader/BitcodeReader.cpp
+1-1llvm/test/Transforms/LoopVectorize/multi_early_exit.ll
+1-1llvm/test/Transforms/LoopVectorize/multi_early_exit_live_outs.ll
+2-0llvm/docs/SPIRVUsage.rst
+1-1lldb/tools/driver/Driver.h
+1-1lldb/test/Shell/ObjectFile/XCOFF/basic-info.yaml
+1-1lldb/test/API/lang/cpp/namespace/TestNamespace.py
+1-1lldb/test/API/functionalities/data-formatter/data-formatter-cpp/TestDataFormatterCpp.py
+1-1lldb/test/API/functionalities/conditional_break/TestConditionalBreak.py
+1-1lldb/docs/resources/formatterbytecode.rst
+1-1lld/docs/ELF/large_sections.rst
+1-1lld/MachO/UnwindInfoSection.cpp
+1-1.github/workflows/build-ci-container.yml
+1-1lld/MachO/EhFrame.cpp
+1-1lld/MachO/Arch/ARM64.cpp
+1-1llvm/test/Transforms/LoopVectorize/pr45259.ll
+1-1llvm/test/Transforms/LoopVectorize/pr47343-expander-lcssa-after-cfg-update.ll
+1-1llvm/test/Transforms/LoopVectorize/pr50686.ll
+2-0lld/ELF/Symbols.h
+2-0lld/Common/CMakeLists.txt
+1-1lld/COFF/PDB.cpp
+1-1lld/COFF/LTO.cpp
+1-1llvm/test/Transforms/LoopVectorize/runtime-check-needed-but-empty.ll
+1-1libcxx/utils/ci/Dockerfile
+1-1libcxx/include/unordered_map
+1-1libcxx/include/map
+1-1libcxx/include/locale
+1-1llvm/test/Transforms/LoopVectorize/skeleton-lcssa-crash.ll
+1-1libcxx/include/__utility/no_destroy.h
+1-1llvm/test/Transforms/LoopVectorize/vplan-iv-transforms.ll
+1-1libcxx/include/__pstl/handle_exception.h
+1-1libcxx/include/__pstl/backends/libdispatch.h
+1-1llvm/test/Transforms/NaryReassociate/NVPTX/nary-slsr.ll
+1-1libcxx/include/__ostream/basic_ostream.h
+1-1llvm/test/Transforms/PhaseOrdering/AArch64/hoist-runtime-checks.ll
+1-1llvm/test/Transforms/PhaseOrdering/AArch64/indvars-vectorization.ll
+1-1libcxx/include/__memory/builtin_new_allocator.h
+1-1libcxx/include/__locale_dir/locale_guard.h
+1-1llvm/test/Transforms/PhaseOrdering/X86/pr48844-br-to-switch-vectorization.ll
+1-0llvm/include/llvm/IR/IntrinsicsSPIRV.td
+1-0llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll
+1-0llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg.ll
+1-0llvm/include/llvm/IR/IntrinsicsDirectX.td
+1-0llvm/include/llvm/ExecutionEngine/Orc/COFFPlatform.h
+1-0llvm/include/llvm/CodeGen/MachineFunction.h
+1-0llvm/include/llvm/Bitcode/LLVMBitCodes.h
+1-0llvm/docs/requirements.txt
+1-0clang/test/SemaOpenACC/combined-construct-if-clause.c
+1-0clang/lib/CodeGen/CGHLSLRuntime.h
+0-1clang/test/SemaOpenACC/data-construct-present-clause.c
+1-0llvm/tools/llvm-gsymutil/Opts.td
+0-1clang/test/SemaOpenACC/data-construct-if_present-clause.c
+1-0clang/test/Modules/ModuleDebugInfo.m
+0-1clang/CMakeLists.txt
+1-0clang/include/clang/Driver/SanitizerArgs.h
+1-0libc/src/time/gpu/timespec_get.cpp
+1-0flang/lib/Common/default-kinds.cpp
+1-0flang/lib/Common/Fortran-features.cpp
+0-1clang/test/SemaOpenACC/data-construct-finalize-clause.c
+1-0libc/src/math/CMakeLists.txt
+0-1lld/MachO/CMakeLists.txt
+0-1libc/src/complex/generic/conjl.cpp
+1-0llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-after-pei.ll
+0-1libc/src/complex/generic/conjf16.cpp
+1-0flang/docs/index.md
+0-1libc/src/complex/generic/conjf128.cpp
+0-1llvm/test/CodeGen/AArch64/O3-pipeline.ll
+0-1libc/src/complex/generic/conjf.cpp
+1-0llvm/test/MC/Disassembler/AArch64/colored.txt
+0-1libc/src/complex/generic/conj.cpp
+0-1libc/src/complex/conjf16.h
+0-1libc/src/complex/conjf128.h
+1-0libcxxabi/src/cxa_default_handlers.cpp
+1-0mlir/lib/Conversion/ArithToLLVM/CMakeLists.txt
+0-1libcxx/include/variant
+1-0llvm/lib/Transforms/Utils/CodeExtractor.cpp
+0-1libcxx/include/valarray
+1-0libc/src/__support/CPP/type_traits.h
+1-0llvm/lib/Transforms/Instrumentation/CMakeLists.txt
+1-0libcxx/include/stdexcept
+0-1libcxx/include/optional
+1-0flang/docs/Extensions.md
+0-1clang/test/SemaOpenACC/data-construct-deviceptr-clause.c
+1-0llvm/lib/Target/X86/X86.td
+0-1libcxx/include/future
+0-1llvm/lib/Target/RISCV/RISCVTargetMachine.h
+0-1clang/test/SemaOpenACC/data-construct-detach-clause.c
+1-0libcxx/include/exception
+1-0libc/config/gpu/entrypoints.txt
+0-1libc/config/baremetal/riscv/entrypoints.txt
+0-1libc/config/baremetal/arm/entrypoints.txt
+0-1llvm/test/MC/Disassembler/Mips/eva/valid_R6-eva.txt
+0-1llvm/test/MC/Disassembler/Mips/eva/valid_preR6-eva.txt
+0-1llvm/test/MC/Disassembler/Mips/mips1/valid-mips1-el.txt
+0-1llvm/test/MC/Disassembler/Mips/mips1/valid-mips1.txt
+0-1llvm/test/MC/Disassembler/Mips/mips2/valid-mips2-el.txt
+0-1llvm/test/MC/Disassembler/Mips/mips2/valid-mips2.txt
+0-1llvm/test/MC/Disassembler/Mips/mips3/valid-mips3-el.txt
+0-1llvm/test/MC/Disassembler/Mips/mips3/valid-mips3.txt
+0-1llvm/test/MC/Disassembler/Mips/mips4/valid-mips4-el.txt
+0-1llvm/test/MC/Disassembler/Mips/mips4/valid-mips4.txt
+0-1llvm/test/MC/Disassembler/Mips/mips64r2/valid-mips64r2-el.txt
+0-1llvm/test/MC/Disassembler/Mips/mips64r2/valid-mips64r2.txt
+0-1llvm/test/MC/Disassembler/Mips/mips64r3/valid-mips64r3-el.txt
+0-1llvm/test/MC/Disassembler/Mips/mips64r3/valid-mips64r3.txt
+0-1llvm/test/MC/Disassembler/Mips/mips64r5/valid-mips64r5-el.txt
+0-1llvm/test/MC/Disassembler/Mips/mips64r5/valid-mips64r5.txt
+0-1libcxx/include/__pstl/cpu_algos/transform_reduce.h
+0-1clang/test/CodeGenCXX/cxx2b-deducing-this.cpp
+0-1libc/config/baremetal/aarch64/entrypoints.txt
+1-0llvm/lib/Target/RISCV/CMakeLists.txt
+1-0llvm/lib/Target/PowerPC/CMakeLists.txt
+0-1libc/CMakeLists.txt
+0-1libcxx/include/__memory/uninitialized_algorithms.h
+1-0llvm/lib/Target/NVPTX/CMakeLists.txt
+0-1libcxx/include/__memory/shared_ptr.h
+1-0clang/lib/CodeGen/ItaniumCXXABI.cpp
+1-0llvm/lib/Target/Mips/CMakeLists.txt
+0-1libcxx/include/__memory/raw_storage_iterator.h
+0-1llvm/lib/Target/DirectX/DXILFinalizeLinkage.h
+1-0llvm/lib/Target/DirectX/CMakeLists.txt
+1-0clang/include/clang/Basic/Features.def
+0-1libcxx/include/__memory/ranges_uninitialized_algorithms.h
+0-1libcxx/include/__memory/ranges_construct_at.h
+1-0llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn
+0-1llvm/utils/gn/secondary/llvm/lib/Target/AArch64/BUILD.gn
+1-0llvm/lib/Target/AMDGPU/CMakeLists.txt
+1-0llvm/utils/gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn
+1-0llvm/utils/gn/secondary/llvm/lib/Target/Mips/BUILD.gn
+0-1llvm/lib/Target/AArch64/CMakeLists.txt
+0-1libcxx/include/__functional/function.h
+1-0llvm/utils/gn/secondary/llvm/lib/Target/NVPTX/BUILD.gn
+0-1libcxx/include/__exception/exception_ptr.h
+1-0llvm/lib/TableGen/TGLexer.h
+1-0llvm/utils/gn/secondary/llvm/lib/Target/PowerPC/BUILD.gn
+1-0llvm/lib/TableGen/TGLexer.cpp
+1-0llvm/lib/Passes/PassBuilder.cpp
+0-1libcxx/include/__algorithm/stable_sort.h
+1-0llvm/test/Transforms/InstCombine/clamp-to-minmax.ll
+1-0llvm/test/Transforms/InstCombine/fabs-fneg-fold.ll
+1-0llvm/test/Transforms/InstCombine/fadd.ll
+1-0llvm/test/Transforms/InstCombine/fdiv.ll
+1-0llvm/test/Transforms/InstCombine/fmul.ll
+1-0llvm/test/Transforms/InstCombine/fneg.ll
+0-1libcxx/include/__algorithm/stable_partition.h
+0-1libcxx/include/__algorithm/inplace_merge.h
+1-0llvm/lib/Passes/CMakeLists.txt
+1-0llvm/utils/gn/secondary/llvm/lib/Target/RISCV/BUILD.gn
+1-0llvm/lib/IR/CMakeLists.txt
+1-0llvm/lib/Frontend/OpenMP/OMPContext.cpp
+1-0llvm/utils/gn/secondary/llvm/lib/Transforms/Instrumentation/BUILD.gn
+1-0llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn
+0-1llvm/utils/merge-json.py
+0-1clang/test/SemaOpenACC/data-construct-attach-clause.c
+0-1compiler-rt/cmake/Modules/CompilerRTDarwinUtils.cmake
+1-0llvm/lib/CodeGen/ShrinkWrap.cpp
+0-1compiler-rt/cmake/Modules/CompilerRTAIXUtils.cmake
+1-0clang/lib/Frontend/InitPreprocessor.cpp
+1-0flang/runtime/type-info.cpp
+1-0clang/lib/Frontend/CompilerInvocation.cpp
+1-0llvm/lib/CodeGen/MachineFunction.cpp
+1-0compiler-rt/cmake/Modules/AllSupportedArchDefs.cmake
+1-0llvm/lib/CodeGen/CMakeLists.txt
+1-0clang/test/SemaOpenACC/compute-construct-if-clause.c
+1-0flang/lib/Semantics/scope.cpp
+1-0clang/tools/clang-linker-wrapper/ClangLinkerWrapper.cpp
+1-0llvm/include/llvm/TableGen/Record.h
+0-0llvm/unittests/DebugInfo/LogicalView/Inputs/test-codeview-msvc.lib
+78,777-47,4233,993 files

UnifiedSplitRaw