+391 | -342 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access.ll |
+214 | -338 | llvm/test/CodeGen/Thumb2/mve-vld3.ll |
+265 | -280 | llvm/test/CodeGen/Thumb2/mve-vst3.ll |
+195 | -197 | llvm/test/CodeGen/X86/avx512-ext.ll |
+144 | -144 | llvm/test/CodeGen/X86/fminimumnum-fmaximumnum.ll |
+189 | -0 | llvm/test/CodeGen/AMDGPU/peephole-opt-fold-reg-sequence-subreg.mir |
+86 | -90 | llvm/test/CodeGen/Thumb2/mve-vldst4.ll |
+80 | -80 | llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-to-int.ll |
+76 | -78 | llvm/test/CodeGen/Thumb2/mve-vst4.ll |
+74 | -60 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz-vp.ll |
+57 | -57 | llvm/test/CodeGen/Thumb2/mve-vld4.ll |
+52 | -46 | llvm/test/CodeGen/X86/vector-compress.ll |
+41 | -41 | llvm/test/CodeGen/Thumb2/mve-complex-deinterleaving-uniform-cases.ll |
+34 | -40 | llvm/test/CodeGen/AArch64/GlobalISel/arm64-pcsections.ll |
+36 | -36 | llvm/test/CodeGen/AVR/return.ll |
+36 | -34 | llvm/test/CodeGen/ARM/aes-erratum-fix.ll |
+35 | -35 | llvm/test/CodeGen/X86/fminimum-fmaximum.ll |
+30 | -30 | llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-lse2.ll |
+30 | -30 | llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-lse2.ll |
+30 | -30 | llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-rcpc.ll |
+30 | -30 | llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-rcpc3.ll |
+30 | -30 | llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-v8a.ll |
+30 | -30 | llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-rcpc.ll |
+30 | -30 | llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-rcpc3.ll |
+30 | -30 | llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-v8a.ll |
+30 | -30 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-scatter.ll |
+28 | -28 | llvm/test/CodeGen/Thumb2/mve-float32regloops.ll |
+28 | -28 | llvm/test/CodeGen/Thumb2/mve-shuffle.ll |
+26 | -26 | llvm/test/CodeGen/ARM/vuzp.ll |
+26 | -26 | llvm/test/CodeGen/RISCV/rvv/vector-interleave.ll |
+24 | -24 | llvm/test/CodeGen/Thumb2/mve-masked-ldst.ll |
+24 | -24 | llvm/test/CodeGen/X86/wide-scalar-shift-legalization.ll |
+24 | -24 | llvm/test/CodeGen/AArch64/sve-fixed-length-subvector.ll |
+23 | -23 | llvm/test/CodeGen/ARM/vzip.ll |
+19 | -23 | llvm/test/CodeGen/AMDGPU/mul_int24.ll |
+28 | -12 | llvm/lib/CodeGen/PeepholeOptimizer.cpp |
+20 | -20 | llvm/test/CodeGen/SystemZ/pr60413.ll |
+19 | -16 | llvm/test/CodeGen/Thumb2/mve-vst2.ll |
+16 | -16 | llvm/test/CodeGen/SPARC/fp16-promote.ll |
+15 | -15 | llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-permute-zip-uzp-trn.ll |
+14 | -14 | llvm/test/CodeGen/AArch64/vec-combine-compare-to-bitmask.ll |
+4 | -22 | llvm/test/CodeGen/AArch64/addsub_ext.ll |
+12 | -12 | llvm/test/CodeGen/SPARC/fp128.ll |
+12 | -12 | llvm/test/CodeGen/PowerPC/mma-acc-memops.ll |
+10 | -12 | llvm/test/CodeGen/AArch64/atomicrmw-fadd.ll |
+10 | -12 | llvm/test/CodeGen/AArch64/atomicrmw-fsub.ll |
+11 | -11 | llvm/test/CodeGen/ARM/minnum-maxnum-intrinsics.ll |
+10 | -12 | llvm/test/CodeGen/AArch64/atomicrmw-fmax.ll |
+10 | -12 | llvm/test/CodeGen/AArch64/atomicrmw-fmin.ll |
+12 | -9 | llvm/test/CodeGen/VE/Scalar/va_caller.ll |
+11 | -10 | llvm/test/CodeGen/PowerPC/peephole-subreg-def.mir |
+10 | -10 | llvm/test/CodeGen/PowerPC/paired-vector-intrinsics.ll |
+5 | -14 | llvm/test/CodeGen/AArch64/hoist-and-by-const-from-shl-in-eqcmp-zero.ll |
+11 | -7 | llvm/test/CodeGen/PowerPC/mma-acc-copy-hints.ll |
+8 | -8 | llvm/test/CodeGen/SystemZ/int-uadd-01.ll |
+8 | -8 | llvm/test/CodeGen/SystemZ/int-uadd-02.ll |
+8 | -6 | llvm/test/CodeGen/SPARC/fmuladd-soft-float.ll |
+6 | -6 | llvm/test/CodeGen/ARM/vext.ll |
+4 | -7 | llvm/test/CodeGen/AArch64/atomic-ops-msvc.ll |
+5 | -6 | llvm/test/CodeGen/X86/div-rem-pair-recomposition-signed.ll |
+5 | -5 | llvm/test/CodeGen/X86/half.ll |
+5 | -5 | llvm/test/CodeGen/X86/smax.ll |
+5 | -5 | llvm/test/CodeGen/AArch64/atomicrmw-xchg-fp.ll |
+5 | -5 | llvm/test/CodeGen/X86/smin.ll |
+5 | -5 | llvm/test/CodeGen/X86/umax.ll |
+5 | -5 | llvm/test/CodeGen/X86/umin.ll |
+0 | -9 | llvm/test/CodeGen/AArch64/logic-shift.ll |
+0 | -8 | llvm/test/CodeGen/ARM/neon-v8.1a.ll |
+0 | -8 | llvm/test/CodeGen/AArch64/hoist-and-by-const-from-lshr-in-eqcmp-zero.ll |
+0 | -8 | llvm/test/CodeGen/AArch64/cmp-to-cmn.ll |
+4 | -4 | llvm/test/CodeGen/ARM/vpadd.ll |
+3 | -4 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.init.whole.wave-w32.ll |
+4 | -3 | llvm/test/CodeGen/Thumb2/mve-vcvt16.ll |
+4 | -3 | llvm/test/CodeGen/Thumb2/mve-vld2.ll |
+0 | -6 | llvm/test/CodeGen/AArch64/extract-bits.ll |
+0 | -6 | llvm/test/CodeGen/AArch64/shift.ll |
+2 | -2 | llvm/test/CodeGen/X86/AMX/amx-ldtilecfg-insert.ll |
+0 | -4 | llvm/test/CodeGen/ARM/vdup.ll |
+2 | -2 | llvm/test/CodeGen/VE/Scalar/select.ll |
+0 | -4 | llvm/test/CodeGen/AArch64/arm64-ldxr-stxr.ll |
+0 | -4 | llvm/test/CodeGen/AArch64/funnel-shift.ll |
+0 | -4 | llvm/test/CodeGen/AArch64/GlobalISel/arm64-atomic.ll |
+0 | -4 | llvm/test/CodeGen/AArch64/atomic-ops.ll |
+0 | -3 | llvm/test/CodeGen/ARM/vmul.ll |
+0 | -3 | llvm/test/CodeGen/ARM/neon-copy.ll |
+0 | -3 | llvm/test/CodeGen/ARM/arm-bf16-dotprod-intrinsics.ll |
+2 | -1 | llvm/test/CodeGen/X86/widen-load-of-small-alloca-with-zero-upper-half.ll |
+2 | -1 | llvm/test/CodeGen/X86/widen-load-of-small-alloca.ll |
+0 | -2 | llvm/test/CodeGen/AArch64/shift-by-signext.ll |
+0 | -2 | llvm/test/CodeGen/AArch64/neon-insextbitcast.ll |
+0 | -2 | llvm/test/CodeGen/ARM/armv8.2a-fp16-vector-intrinsics.ll |
+1 | -1 | llvm/test/CodeGen/PowerPC/aggressive-anti-dep-breaker-subreg.ll |
+0 | -2 | llvm/test/CodeGen/AArch64/fold-int-pow2-with-fmul-or-fdiv.ll |
+0 | -2 | llvm/test/CodeGen/AArch64/fsh.ll |
+0 | -1 | llvm/test/CodeGen/BPF/is_trunc_free.ll |
+0 | -1 | llvm/test/CodeGen/ARM/bf16-shuffle.ll |
+0 | -1 | llvm/test/CodeGen/AArch64/and-mask-removal.ll |
+0 | -1 | llvm/test/CodeGen/X86/vector-fshl-256.ll |
+0 | -1 | llvm/test/CodeGen/AArch64/cmpxchg-idioms.ll |
+0 | -1 | llvm/test/CodeGen/AArch64/sink-and-fold.ll |
+0 | -1 | llvm/test/CodeGen/AArch64/arm64_32-addrs.ll |
+0 | -1 | llvm/test/CodeGen/AArch64/arm64-vaddv.ll |
+0 | -1 | llvm/test/CodeGen/ARM/bf16-create-get-set-dup.ll |
+0 | -1 | llvm/test/CodeGen/X86/test-shrink.ll |