LLVM/project 4573095 — .github/workflows libcxx-build-and-test.yaml pr-code-format.yml, .github/workflows/release-binaries-save-stage action.yml

by U-BERGUFFLEN\meinersbur on ⎇
Merge commit '31ad71477b68d9cafc033011e6a556a542199d82' into users/meinersbur/irbuilder-extract
DeltaFile
+17,258-17,152llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll
+17,258-17,152llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll
+14,327-17,447llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll
+14,327-17,447llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll
+12,923-11,789llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll
+12,923-11,789llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll
+10,766-12,049llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll
+10,766-12,049llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll
+5,958-4,708llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll
+6,102-4,432llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll
+3,980-4,433llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll
+3,980-4,433llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll
+3,890-3,978llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll
+3,890-3,978llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll
+3,107-3,687llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll
+3,106-3,686llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll
+2,930-3,165llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll
+2,929-3,164llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll
+3,658-2,166llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll
+4,235-830llvm/test/Analysis/CostModel/RISCV/cast.ll
+2,219-897llvm/test/CodeGen/X86/ucmp.ll
+3,015-0llvm/test/MC/Disassembler/X86/avx10.2-bf16-32.txt
+3,015-0llvm/test/MC/Disassembler/X86/avx10.2-bf16-64.txt
+3,014-0llvm/test/MC/X86/avx10.2-bf16-32-att.s
+3,014-0llvm/test/MC/X86/avx10.2-bf16-32-intel.s
+3,014-0llvm/test/MC/X86/avx10.2-bf16-64-att.s
+3,014-0llvm/test/MC/X86/avx10.2-bf16-64-intel.s
+1,483-1,483clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vcreate.c
+925-1,549llvm/test/CodeGen/AMDGPU/atomic_optimizations_local_pointer.ll
+1,458-680llvm/test/CodeGen/X86/scmp.ll
+2,082-0clang/test/CodeGen/X86/avx10_2bf16-builtins.c
+808-1,221llvm/test/CodeGen/RISCV/half-arith.ll
+768-1,152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg2ei16.c
+768-1,152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg2ei16.c
+768-1,152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg2ei16.c
+768-1,152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg2ei8.c
+768-1,152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg2ei8.c
+768-1,152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg2ei8.c
+768-1,152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg2ei8.c
+768-1,152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg2ei16.c
+736-1,104clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg2ei32.c
+736-1,104clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg2ei32.c
+736-1,104clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg2ei32.c
+736-1,104clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg2ei32.c
+904-904clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vset.c
+904-904clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vset.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg4ei16.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg4ei32.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg4ei8.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg4ei8.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg4ei32.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg4ei16.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg4ei8.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg4ei32.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg4ei16.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg4ei32.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg4ei8.c
+592-1,184clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg4ei16.c
+1,763-0llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-bin-unary-ops-args.ll
+739-990llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+844-844llvm/test/Analysis/CostModel/RISCV/cast-half.ll
+560-1,120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg4ei64.c
+560-1,120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg4ei64.c
+560-1,120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg4ei64.c
+560-1,120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg4ei64.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg8ei32.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg8ei8.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg8ei32.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg8ei8.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg8ei64.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg8ei32.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg8ei16.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg8ei16.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg8ei16.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg8ei8.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg8ei64.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg8ei32.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg8ei64.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg8ei8.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg8ei16.c
+416-1,248clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg8ei64.c
+656-984clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg2ei64.c
+656-984clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg2ei64.c
+656-984clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg2ei64.c
+656-984clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg2ei64.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg3ei8.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg3ei16.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg3ei32.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg3ei8.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg3ei16.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg3ei32.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg3ei8.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg3ei8.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg3ei32.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg3ei16.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg3ei32.c
+592-1,036clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg3ei16.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg7ei64.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg7ei16.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg7ei32.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg7ei16.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg7ei32.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg7ei8.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg7ei64.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg7ei8.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg7ei64.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg7ei32.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg7ei64.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg7ei8.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg7ei16.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg7ei32.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg7ei16.c
+416-1,144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg7ei8.c
+560-980clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg3ei64.c
+560-980clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg3ei64.c
+560-980clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg3ei64.c
+560-980clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg3ei64.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg6ei32.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg6ei64.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg6ei8.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg6ei32.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg6ei32.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg6ei16.c
+928-528llvm/test/CodeGen/AArch64/sme2-intrinsics-ldnt1.ll
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg6ei16.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg6ei32.c
+928-528llvm/test/CodeGen/AArch64/sme2-intrinsics-ld1.ll
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg6ei8.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg6ei64.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg6ei8.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg6ei16.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg6ei8.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg6ei64.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg6ei64.c
+416-1,040clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg6ei16.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg5ei64.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg5ei8.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg5ei64.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg5ei32.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vluxseg5ei16.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg5ei16.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg5ei32.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg5ei64.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vloxseg5ei8.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg5ei8.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg5ei16.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg5ei32.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg5ei64.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vloxseg5ei8.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg5ei32.c
+416-936clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vluxseg5ei16.c
+252-1,080clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg8e16ff.c
+252-1,080clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg8e16ff.c
+1,265-0llvm/test/CodeGen/RISCV/atomicrmw-cond-sub-clamp.ll
+1,244-0llvm/test/CodeGen/X86/avx10.2-fma-commute.ll
+252-972clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg7e16ff.c
+252-972clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg7e16ff.c
+336-864clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg4e16ff.c
+336-864clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg4e16ff.c
+224-960clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg8e8ff.c
+224-960clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg8e8ff.c
+1,168-0llvm/test/CodeGen/X86/avx10_2bf16-arith.ll
+420-720clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg2e16ff.c
+420-720clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg2e16ff.c
+252-864clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg6e16ff.c
+252-864clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg6e16ff.c
+622-490llvm/test/CodeGen/ARM/atomicrmw_exclusive_monitor_ints.ll
+1,091-0clang/lib/Headers/avx10_2bf16intrin.h
+224-864clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg7e8ff.c
+224-864clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg7e8ff.c
+1,085-0clang/test/CodeGen/X86/avx10_2_512bf16-builtins.c
+1,083-0clang/test/Sema/aarch64-neon-immediate-ranges/vector-shift-right.c
+336-720clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg3e16ff.c
+336-720clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg3e16ff.c
+693-323llvm/test/Analysis/CostModel/X86/icmp-latency.ll
+252-756clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg5e16ff.c
+252-756clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg5e16ff.c
+280-720clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg4e8ff.c
+280-720clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg4e8ff.c
+224-768clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg6e8ff.c
+224-768clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg6e8ff.c
+485-483llvm/test/Analysis/CostModel/X86/icmp.ll
+336-576clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg2e8ff.c
+336-576clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg2e8ff.c
+336-576clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg2e32ff.c
+336-576clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg2e32ff.c
+661-245llvm/test/Analysis/CostModel/X86/icmp-codesize.ll
+660-244llvm/test/Analysis/CostModel/X86/icmp-sizelatency.ll
+452-452clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vget.c
+452-452clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vget.c
+452-452clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vundefined.c
+252-648clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg4e32ff.c
+252-648clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg4e32ff.c
+224-672clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg5e8ff.c
+224-672clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg5e8ff.c
+168-720clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg8e32ff.c
+168-720clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg8e32ff.c
+280-600clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg3e8ff.c
+280-600clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg3e8ff.c
+862-0llvm/test/CodeGen/AMDGPU/valu-read-sgpr-hazard.mir
+374-478llvm/test/CodeGen/AMDGPU/atomic_optimizations_global_pointer.ll
+255-572llvm/test/CodeGen/AMDGPU/global_atomics_scan_fadd.ll
+255-572llvm/test/CodeGen/AMDGPU/global_atomics_scan_fsub.ll
+168-648clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg7e32ff.c
+168-648clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg7e32ff.c
+461-348llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
+252-540clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg3e32ff.c
+252-540clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg3e32ff.c
+775-0clang/test/CodeGen/aarch64-sve2-intrinsics/acle_sve2_faminmax.c
+168-576clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg6e32ff.c
+168-576clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg6e32ff.c
+722-4llvm/unittests/SandboxIR/SandboxIRTest.cpp
+231-482llvm/test/CodeGen/RISCV/bfloat-arith.ll
+321-385clang/lib/Sema/SemaTemplateDeduction.cpp
+326-380llvm/test/CodeGen/AMDGPU/wwm-reserved-spill.ll
+702-0llvm/lib/Target/RISCV/RISCVCallingConv.cpp
+692-0clang/test/Sema/aarch64-neon-immediate-ranges/vector-load.c
+252-432clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg2e64ff.c
+252-432clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg2e64ff.c
+681-0llvm/test/Transforms/SLPVectorizer/X86/arith-ucmp.ll
+675-0llvm/test/CodeGen/RISCV/inline-asm-mem-constraint.ll
+168-504clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg5e32ff.c
+168-504clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg5e32ff.c
+367-302clang-tools-extra/clangd/TidyFastChecks.inc
+658-0llvm/utils/spirv-sim/spirv-sim.py
+338-313clang/include/clang/Basic/arm_neon.td
+312-336llvm/test/CodeGen/RISCV/half-round-conv-sat.ll
+252-395llvm/test/CodeGen/RISCV/rvv/vfcopysign-sdnode.ll
+646-0llvm/test/Transforms/SLPVectorizer/X86/arith-scmp.ll
+635-9llvm/include/llvm/SandboxIR/SandboxIR.h
+310-322llvm/test/CodeGen/AArch64/rem.ll
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg8ei16.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg8ei16.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg8ei32.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg8ei64.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg8ei8.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg8ei16.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg8ei32.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg8ei64.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg8ei8.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg8ei32.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg8ei64.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg8ei8.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg8ei8.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg8ei64.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg8ei32.c
+104-520clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg8ei16.c
+620-0clang/test/Sema/aarch64-neon-immediate-ranges/vector-store.c
+170-444llvm/test/CodeGen/RISCV/half-arith-strict.ll
+430-177clang/lib/Sema/SemaHLSL.cpp
+602-0llvm/test/CodeGen/X86/avx10_2bf16-intrinsics.ll
+240-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg2e16.c
+168-432clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg4e64ff.c
+240-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg2e16.c
+168-432clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg4e64ff.c
+240-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg2e16.c
+240-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg2e16.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg4ei32.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg4ei16.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg4ei32.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg4ei16.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg4ei8.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg4ei32.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg4ei16.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg4ei32.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg4ei16.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg4ei8.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg4ei8.c
+148-444clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg4ei8.c
+587-0llvm/test/CodeGen/X86/avx10_2_512bf16-arith.ll
+288-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg2ei8.c
+288-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg2ei16.c
+288-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg2ei8.c
+288-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg2ei8.c
+288-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg2ei16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg2ei16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg2ei8.c
+144-432clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg8e16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg2ei16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg2ei8.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg4e16.c
+144-432clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg8e16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg4e16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg2ei8.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg2ei16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg4e16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg2ei8.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg2ei16.c
+288-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg2ei8.c
+288-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg2ei16.c
+144-432clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg8e16.c
+192-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg4e16.c
+288-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg2ei16.c
+144-432clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg8e16.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg7ei8.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg7ei16.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg7ei32.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg7ei64.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg7ei8.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg7ei8.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg7ei64.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg7ei32.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg7ei16.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg7ei16.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg7ei32.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg7ei8.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg7ei64.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg7ei32.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg7ei16.c
+104-468clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg7ei64.c
+565-0clang/lib/Headers/avx10_2_512bf16intrin.h
+140-420clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg4ei64.c
+271-289llvm/test/CodeGen/X86/pull-conditional-binop-through-shift.ll
+140-420clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg4ei64.c
+140-420clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg4ei64.c
+140-420clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg4ei64.c
+184-368clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg2ei32.c
+184-368clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg2ei32.c
+184-368clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg2ei32.c
+184-368clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg2ei32.c
+276-276clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg2ei32.c
+276-276clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg2ei32.c
+276-276clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg2ei32.c
+276-276clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg2ei32.c
+546-5clang/lib/Analysis/UnsafeBufferUsage.cpp
+208-340llvm/test/CodeGen/AArch64/vecreduce-add.ll
+545-0llvm/test/CodeGen/AArch64/zext-shuffle.ll
+442-103llvm/test/CodeGen/ARM/arm-vld1.ll
+542-0clang/test/Sema/aarch64-neon-immediate-ranges/vector-shift-left.c
+144-396clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg7e16.c
+144-396clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg7e16.c
+144-396clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg7e16.c
+144-396clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg7e16.c
+246-285llvm/test/CodeGen/RISCV/half-convert.ll
+171-359llvm/test/CodeGen/AMDGPU/global_atomics_scan_fmax.ll
+171-359llvm/test/CodeGen/AMDGPU/global_atomics_scan_fmin.ll
+192-336clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg3e16.c
+192-336clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg3e16.c
+168-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg3e64ff.c
+168-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg3e64ff.c
+192-336clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg3e16.c
+192-336clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg3e16.c
+524-0llvm/test/CodeGen/RISCV/calls.ll
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg6ei16.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg6ei64.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg6ei8.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg6ei16.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg6ei32.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg6ei8.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg6ei64.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg6ei16.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg6ei16.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg6ei32.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg6ei64.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg6ei8.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg6ei64.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg6ei8.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg6ei32.c
+104-416clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg6ei32.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg3ei16.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg3ei16.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg3ei32.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg3ei8.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg3ei16.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg3ei32.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg3ei8.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg3ei8.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg3ei32.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg3ei16.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg3ei8.c
+148-370clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg3ei32.c
+246-270llvm/test/CodeGen/AMDGPU/wwm-reserved.ll
+128-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg8e8.c
+128-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg8e8.c
+128-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg8e8.c
+128-384clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg8e8.c
+507-0clang/test/CodeGen/aarch64-neon-luti.c
+144-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg6e16.c
+144-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg6e16.c
+144-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg6e16.c
+144-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg6e16.c
+251-251clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-intrinsic-datatypes.cpp
+498-0clang/test/Sema/aarch64-neon-immediate-ranges/copy-vector-lane.c
+357-138llvm/test/CodeGen/Thumb2/mve-intrinsics/bitwise-imm.ll
+494-0llvm/test/TableGen/x86-fold-tables.inc
+164-328clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg2ei64.c
+164-328clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg2ei64.c
+164-328clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg2ei64.c
+164-328clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg2ei64.c
+246-246clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg2ei64.c
+246-246clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg2ei64.c
+246-246clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg2ei64.c
+246-246clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg2ei64.c
+140-350clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg3ei64.c
+140-350clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg3ei64.c
+140-350clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg3ei64.c
+140-350clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg3ei64.c
+108-378clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg8e16ff.c
+160-320clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg4e8.c
+160-320clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg4e8.c
+192-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg2e32.c
+192-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg2e8.c
+160-320clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg4e8.c
+160-320clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg4e8.c
+128-352clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg7e8.c
+128-352clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg7e8.c
+192-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg2e32.c
+128-352clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg7e8.c
+192-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg2e32.c
+192-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg2e8.c
+192-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg2e8.c
+192-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg2e8.c
+192-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg2e32.c
+128-352clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg7e8.c
+476-0clang/test/CodeGen/aarch64-sme2-intrinsics/acle_sme2_faminmax.c
+144-324clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg5e16.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg5ei16.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg5ei32.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg5ei64.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsoxseg5ei8.c
+144-324clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg5e16.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg5ei16.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg5ei32.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg5ei64.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsuxseg5ei8.c
+144-324clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg5e16.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg5ei8.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg5ei64.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg5ei32.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsuxseg5ei16.c
+144-324clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg5e16.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg5ei8.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg5ei64.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg5ei32.c
+104-364clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsoxseg5ei16.c
+198-268llvm/test/CodeGen/RISCV/rvv/vfnmadd-constrained-sdnode.ll
+144-312clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg4e16ff.c
+180-270clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg2e16ff.c
+108-342clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg7e16ff.c
+128-320clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg6e8.c
+128-320clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg6e8.c
+128-320clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg6e8.c
+128-320clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg6e8.c
+137-309clang/lib/AST/ByteCode/Interp.h
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg3ei16.c
+84-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg8e64ff.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg3ei32.c
+84-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg8e64ff.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg3ei16.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg3ei8.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg4ei16.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg4ei32.c
+84-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg8e16ff.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg3ei8.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg4ei8.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg4ei8.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg4ei8.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg3ei16.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg3ei32.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg4ei32.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg4ei16.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg3ei16.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg3ei32.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg3ei8.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg4ei16.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg4ei32.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg4ei8.c
+84-360clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg8e16ff.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg3ei32.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg3ei8.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg4ei16.c
+222-222clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg4ei32.c
+160-280clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg3e8.c
+160-280clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg3e8.c
+160-280clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg3e8.c
+160-280clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg3e8.c
+436-0llvm/test/CodeGen/X86/atomicrmw-cond-sub-clamp.ll
+144-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg4e32.c
+144-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg4e32.c
+96-336clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg8e8ff.c
+144-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg4e32.c
+144-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg4e32.c
+431-0clang/test/SemaCXX/builtin-is-within-lifetime.cpp
+215-215llvm/test/CodeGen/RISCV/rvv/vmv.v.v.ll
+0-426clang/test/CodeGen/arm-neon-range-checks.c
+390-36llvm/test/CodeGen/X86/select.ll
+210-210clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg3ei64.c
+210-210clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg4ei64.c
+210-210clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg4ei64.c
+210-210clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg4ei64.c
+210-210clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg4ei64.c
+210-210clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg3ei64.c
+210-210clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg3ei64.c
+210-210clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg3ei64.c
+128-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg5e8.c
+128-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg5e8.c
+128-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg5e8.c
+128-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg5e8.c
+108-306clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg6e16ff.c
+84-324clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg7e64ff.c
+84-324clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg7e16ff.c
+144-264clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg3e16ff.c
+84-324clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg7e16ff.c
+84-324clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg7e64ff.c
+254-151llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.set.inactive.ll
+112-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg4e16ff.c
+96-304clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg7e8ff.c
+112-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg4e16ff.c
+144-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg3e32.c
+144-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg3e32.c
+144-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg3e32.c
+144-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg3e32.c
+218-176llvm/lib/Transforms/Vectorize/LoopVectorize.cpp
+181-209llvm/test/CodeGen/RISCV/abdu-neg.ll
+234-155llvm/test/CodeGen/AMDGPU/llvm.amdgcn.set.inactive.chain.arg.ll
+96-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg8e32.c
+96-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg8e32.c
+96-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg8e32.c
+384-0llvm/test/CodeGen/PowerPC/atomicrmw-cond-sub-clamp.ll
+96-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg8e32.c
+235-147llvm/test/CodeGen/AMDGPU/llvm.amdgcn.set.inactive.ll
+381-0llvm/utils/spirv-sim/instructions.py
+140-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg2e16ff.c
+120-260clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg4e8ff.c
+140-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg2e16ff.c
+167-212llvm/test/CodeGen/RISCV/rvv/vfnmsub-constrained-sdnode.ll
+108-270clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg5e16ff.c
+84-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg6e64ff.c
+84-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg6e16ff.c
+141-231llvm/test/CodeGen/AArch64/arm64-subvector-extend.ll
+198-174llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll
+84-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg6e16ff.c
+84-288clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg6e64ff.c
+156-214llvm/test/CodeGen/AArch64/neon-extadd.ll
+96-272clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg6e8ff.c
+363-0llvm/test/CodeGen/WebAssembly/atomicrmw-cond-sub-clamp.ll
+96-264clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg7e32.c
+96-264clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg7e32.c
+144-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg2e32ff.c
+96-264clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg7e32.c
+144-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg2e8ff.c
+144-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg2e64.c
+96-264clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg7e32.c
+144-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg2e64.c
+144-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg2e64.c
+144-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg2e64.c
+188-171llvm/test/CodeGen/RISCV/abdu.ll
+356-0llvm/test/CodeGen/LoongArch/atomicrmw-cond-sub-clamp.ll
+177-177mlir/lib/Target/LLVMIR/Dialect/OpenMP/OpenMPToLLVMIRTranslation.cpp
+112-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg3e16ff.c
+112-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg3e16ff.c
+345-5llvm/lib/SandboxIR/SandboxIR.cpp
+349-0llvm/lib/Transforms/Instrumentation/PGOCtxProfFlattening.cpp
+108-234clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg4e32ff.c
+168-173clang/lib/Sema/SemaARM.cpp
+341-0llvm/test/CodeGen/Hexagon/atomicrmw-cond-sub-clamp.ll
+170-170llvm/test/CodeGen/RISCV/half-round-conv.ll
+120-220clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg3e8ff.c
+160-178llvm/test/CodeGen/AArch64/fcmp.ll
+337-0clang/test/CodeGen/aarch64-sve2-intrinsics/acle_sve2_luti.c
+84-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg5e16ff.c
+84-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg5e64ff.c
+84-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg5e16ff.c
+96-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg6e32.c
+96-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg6e32.c
+96-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg6e32.c
+84-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg5e64ff.c
+96-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg6e32.c
+96-240clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg5e8ff.c
+307-27llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+266-68clang/unittests/AST/ASTImporterTest.cpp
+166-166clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vcreate.c
+328-0clang/test/CodeGenHLSL/BasicFeatures/OutputArguments.hlsl
+249-76clang/lib/AST/ByteCode/Compiler.cpp
+72-252clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg8e32ff.c
+150-171llvm/test/CodeGen/RISCV/rvv/vfmsub-constrained-sdnode.ll
+320-0llvm/test/Transforms/LoopIdiom/LoongArch/popcnt.ll
+135-184llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
+164-154llvm/test/CodeGen/AArch64/arm64-neon-copy.ll
+315-0llvm/lib/Target/X86/X86InstrAVX10.td
+160-155llvm/test/CodeGen/AArch64/fexplog.ll
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg5ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg8ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg8ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg8ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg8ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg7ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg7ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg7ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg7ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg6ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg6ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg6ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg6ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg5ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg5ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg5ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vluxseg5ei16.c
+96-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg5e32.c
+96-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg5e32.c
+96-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg5e32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg6ei16.c
+96-216clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg5e32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg8ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg8ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg8ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg8ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg7ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg7ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg5ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg5ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg5ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg5ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg6ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg6ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg6ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg6ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg7ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg7ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg7ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg7ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg8ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg8ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg8ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vloxseg8ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg7ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg7ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg6ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg6ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg6ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg6ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg5ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg5ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg5ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vluxseg5ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg8ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg8ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg8ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg8ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg7ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg7ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg7ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg7ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg6ei8.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg6ei64.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg6ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg5ei16.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg5ei32.c
+156-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vloxseg5ei64.c
+284-27clang/lib/AST/ByteCode/Interp.cpp
+108-198clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg3e32ff.c
+149-156llvm/include/llvm/IR/IntrinsicsRISCV.td
+148-154compiler-rt/test/builtins/Unit/divsc3_test.c
+298-4clang/test/AST/ByteCode/constexpr-vectors.cpp
+301-0clang/test/Sema/aarch64-neon-immediate-ranges/extract-elt-from-vector.c
+141-159llvm/test/CodeGen/AArch64/andorxor.ll
+72-228clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg7e32ff.c
+297-0clang/test/Sema/aarch64-neon-immediate-ranges/set-lanes-to-value.c
+241-52clang/test/CodeGen/X86/x86-atomic-long_double.c
+154-139llvm/test/CodeGen/RISCV/abds.ll
+282-10llvm/test/Transforms/LICM/hoist-binop.ll
+96-192clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg4e64.c
+96-192clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg4e64.c
+96-192clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg4e64.c
+279-9llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp
+96-192clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg4e64.c
+283-0clang/test/Sema/aarch64-neon-immediate-ranges/luti.c
+72-204clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg6e32ff.c
+155-120llvm/lib/CodeGen/MachineCSE.cpp
+274-0llvm/test/Transforms/MemProfContextDisambiguation/aliased-location2.ll
+274-0llvm/test/Transforms/MemProfContextDisambiguation/aliased-location1.ll
+121-150clang/lib/Sema/CheckExprLifetime.cpp
+108-162clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg2e64ff.c
+133-131llvm/lib/MC/MCExpr.cpp
+96-168clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg3e64.c
+96-168clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg3e64.c
+96-168clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg3e64.c
+96-168clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg3e64.c
+193-66llvm/lib/Target/X86/X86ISelLowering.cpp
+254-0lld/test/MachO/icf-safe-thunks.ll
+135-119mlir/test/Dialect/Vector/vector-transfer-to-vector-load-store.mlir
+253-0llvm/include/llvm/IR/IntrinsicsX86.td
+253-0llvm/test/CodeGen/AArch64/neon-luti.ll
+72-180clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg5e32ff.c
+140-112llvm/test/Transforms/InstCombine/X86/x86-vperm.ll
+124-124clang/test/OpenMP/task_codegen.cpp
+142-105llvm/utils/TableGen/IntrinsicEmitter.cpp
+245-0llvm/test/CodeGen/AMDGPU/aa-as-infer.ll
+54-189clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg8e16ff.c
+243-0llvm/test/Transforms/LoopVectorize/X86/amdlibm-calls.ll
+241-0llvm/test/CodeGen/AArch64/sme2-intrinsics-faminmax.ll
+241-0llvm/test/Transforms/LoopVectorize/AArch64/call-costs.ll
+113-128llvm/test/CodeGen/RISCV/abds-neg.ll
+124-116llvm/unittests/IR/ConstantRangeTest.cpp
+237-0clang/test/Sema/aarch64-neon-immediate-ranges/bfloat16.c
+237-0llvm/lib/Transforms/Utils/InlineFunction.cpp
+208-28llvm/lib/Transforms/IPO/MemProfContextDisambiguation.cpp
+235-0llvm/test/CodeGen/VE/Scalar/atomicrmw-cond-sub-clamp.ll
+235-0llvm/test/CodeGen/RISCV/rvv/vfwmaccbf16-sdnode.ll
+174-58llvm/test/CodeGen/AMDGPU/global-atomicrmw-fsub.ll
+174-58llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fsub.ll
+230-0llvm/test/CodeGen/X86/avx10_2_512bf16-intrinsics.ll
+189-40llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
+72-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg4e16ff.c
+72-156clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg4e64ff.c
+108-120llvm/test/CodeGen/RISCV/float-round-conv-sat.ll
+227-0llvm/test/Analysis/CostModel/AArch64/fp-conversions-odd-vector-types.ll
+72-154llvm/test/CodeGen/RISCV/rvv/vcopysign-vp.ll
+90-135clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg2e16ff.c
+54-171clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg7e16ff.c
+224-0llvm/test/Transforms/Attributor/value-simplify-pointer-info.ll
+91-133llvm/test/CodeGen/AArch64/fcvt.ll
+111-112llvm/test/CodeGen/X86/abdu-neg.ll
+0-220clang/test/Sema/aarch64-neon-ranges.c
+97-122libcxx/include/module.modulemap
+113-104clang/include/clang/Basic/riscv_vector.td
+48-168clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg8e8ff.c
+36-180clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg8e16.c
+36-180clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg8e16.c
+36-180clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg8e16.c
+36-180clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg8e16.c
+214-0clang/test/SemaHLSL/Language/TemplateOutArg.hlsl
+100-114llvm/test/CodeGen/X86/avx512-calling-conv.ll
+0-213offload/DeviceRTL/include/Types.h
+213-0offload/DeviceRTL/include/DeviceTypes.h
+212-0llvm/test/CodeGen/DirectX/sign.ll
+92-120llvm/test/CodeGen/RISCV/half-select-fcmp.ll
+84-126llvm/test/CodeGen/AArch64/sext.ll
+210-0llvm/test/CodeGen/X86/jump-table-size-section.ll
+209-0llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
+136-72llvm/lib/TableGen/Record.cpp
+104-104clang/test/OpenMP/target_is_device_ptr_codegen.cpp
+54-153clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg6e16ff.c
+72-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg3e16ff.c
+72-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg3e64ff.c
+0-203llvm/test/CodeGen/RISCV/rvv/calling-conv.ll
+203-0llvm/test/Transforms/InstCombine/ashr-lshr.ll
+104-99llvm/test/CodeGen/X86/abds-neg.ll
+203-0clang/test/Sema/aarch64-neon-immediate-ranges/vcmla.c
+101-101llvm/unittests/IR/PatternMatch.cpp
+201-0clang/test/Sema/aarch64-neon-immediate-ranges/vector-multiply-subtract-by-scalar.c
+48-152clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg7e8ff.c
+80-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlsseg2e16.c
+100-100clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vset.c
+80-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vloxseg2ei16.c
+80-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg2e16.c
+80-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vluxseg2ei16.c
+200-0clang/test/Sema/aarch64-neon-immediate-ranges/vector-multiply-accumulate-by-scalar.c
+80-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg2e16.c
+80-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlsseg2e16.c
+80-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vloxseg2ei16.c
+100-100clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vset.c
+80-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vluxseg2ei16.c
+36-162clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg7e16.c
+36-162clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg7e16.c
+36-162clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg7e16.c
+36-162clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg7e16.c
+61-136llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssubu-vp.ll
+61-136llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssub-vp.ll
+56-140llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
+93-102flang/lib/Lower/OpenMP/OpenMP.cpp
+151-43llvm/lib/Target/RISCV/RISCVVectorPeephole.cpp
+113-80llvm/test/CodeGen/ARM/arm-vst1.ll
+193-0clang/test/Sema/aarch64-neon-immediate-ranges/saturating-multiply-by-scalar-and-widen.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg4e16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg8e16.c
+64-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vloxseg4ei16.c
+64-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlsseg4e16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vloxseg8ei16.c
+64-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg4e16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlsseg8e16.c
+64-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vluxseg4ei16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg8e64.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vluxseg8ei16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg8e64.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg4e16.c
+32-160clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg8e8.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg4e16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vluxseg8ei16.c
+64-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vluxseg4ei16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlsseg8e16.c
+64-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlsseg4e16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg8e16.c
+64-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg4e16.c
+32-160clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg8e8.c
+180-12llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg8e64.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vloxseg8ei16.c
+64-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vloxseg4ei16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg4e16.c
+48-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg8e64.c
+32-160clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg8e8.c
+32-160clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg8e8.c
+60-130clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg4e8ff.c
+57-132llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsaddu-vp.ll
+57-132llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsadd-vp.ll
+54-135clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg5e16ff.c
+168-19llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp
+150-36clang/lib/AST/ASTContext.cpp
+95-89llvm/lib/Transforms/IPO/AttributorAttributes.cpp
+48-136clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg6e8ff.c
+95-87clang/utils/TableGen/NeonEmitter.cpp
+181-0llvm/lib/Target/BPF/BPFMIChecking.cpp
+181-0clang/test/Sema/aarch64-neon-immediate-ranges/fp16-vector.c
+60-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg2e16.c
+72-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg2e32ff.c
+36-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg6e16.c
+90-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg2e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vluxseg7ei16.c
+60-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg2e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlsseg7e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vloxseg7ei16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg7e64.c
+60-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg2e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg7e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg7e64.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vloxseg7ei16.c
+36-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg6e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vluxseg7ei16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlsseg7e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg7e64.c
+180-0llvm/test/CodeGen/ARM/atomicrmw-cond-sub-clamp.ll
+82-98llvm/test/CodeGen/AArch64/itofp.ll
+36-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg6e16.c
+90-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg2e16.c
+36-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg6e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg7e16.c
+60-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg2e16.c
+48-132clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg7e64.c
+72-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg2e8ff.c
+84-94llvm/test/CodeGen/AArch64/concat-vector.ll
+93-84llvm/test/CodeGen/AArch64/shift.ll
+132-44llvm/test/CodeGen/AMDGPU/global-atomicrmw-fmax.ll
+32-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg7e8.c
+64-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vluxseg3ei16.c
+32-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg7e8.c
+132-44llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fmax.ll
+64-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlsseg3e16.c
+64-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vluxseg3ei16.c
+32-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg7e8.c
+88-88llvm/test/CodeGen/RISCV/rvv/subregister-undef-early-clobber.mir
+132-44llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fmin.ll
+64-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg3e16.c
+88-88llvm/test/Transforms/SLPVectorizer/X86/dot-product.ll
+64-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg3e16.c
+32-144clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg7e8.c
+64-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vloxseg3ei16.c
+64-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vloxseg3ei16.c
+64-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlsseg3e16.c
+132-44llvm/test/CodeGen/AMDGPU/global-atomicrmw-fmin.ll
+175-0llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec-bf16.ll
+52-122llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll
+82-91llvm/lib/Target/WebAssembly/WebAssemblyCFGStackify.cpp
+54-117clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg4e32ff.c
+170-0llvm/test/Transforms/CodeGenPrepare/revert-constant-ptr-propagation-on-calls.ll
+170-0llvm/test/CodeGen/AArch64/fabs-fp128.ll
+60-110clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg3e8ff.c
+170-0clang/test/Sema/aarch64-neon-immediate-ranges/extract-vector-from-vectors.c
+169-0llvm/test/Transforms/SampleProfile/pseudo-probe-stale-profile-toplev-func.ll
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg6e64.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg3e16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlsseg6e16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg3e16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vloxseg6ei16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg6e16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg6e64.c
+56-112llvm/test/CodeGen/AMDGPU/valu-mask-write-hazard.mir
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg6e64.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlsseg6e16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vloxseg6ei16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg6e16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vluxseg6ei16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg3e16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg5e8ff.c
+166-2clang/lib/AST/ByteCode/InterpBuiltin.cpp
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg3e16.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg6e64.c
+48-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vluxseg6ei16.c
+69-99llvm/test/CodeGen/AArch64/fmla.ll
+122-45llvm/test/CodeGen/AMDGPU/buffer-fat-pointer-atomicrmw-fmax.ll
+122-45llvm/test/CodeGen/AMDGPU/buffer-fat-pointer-atomicrmw-fmin.ll
+127-36clang/lib/AST/TemplateName.cpp
+36-126clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg5e16.c
+81-81llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp
+36-126clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg8e64ff.c
+36-126clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg5e16.c
+162-0clang/test/Sema/aarch64-neon-immediate-ranges/set-vector-lane.c
+36-126clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg5e16.c
+36-126clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg5e16.c
+63-99clang/lib/Frontend/Rewrite/RewriteModernObjC.cpp
+36-126clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg8e32ff.c
+36-126clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg8e16ff.c
+161-0llvm/test/CodeGen/RISCV/codemodel-lowering.ll
+32-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg6e8.c
+40-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg4e8.c
+40-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg4e8.c
+48-112llvm/test/CodeGen/RISCV/rvv/vfabs-vp.ll
+40-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg4e8.c
+40-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg4e8.c
+32-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg6e8.c
+32-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg6e8.c
+48-112llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll
+160-0clang/test/Sema/aarch64-neon-immediate-ranges/vector-multiply-by-scalar.c
+32-128clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg6e8.c
+75-84llvm/test/CodeGen/AArch64/arm64-tbl.ll
+159-0llvm/test/Transforms/LoopVectorize/RISCV/dead-ops-cost.ll
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vloxseg5ei16.c
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlseg5e64.c
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlsseg5e64.c
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlsseg5e16.c
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vluxseg5ei16.c
+156-0llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-system.ll
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlseg5e16.c
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vluxseg5ei16.c
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/bfloat16/vlseg5e16.c
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded/vlsseg5e64.c
+156-0llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-agent.ll
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vloxseg5ei16.c
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/bfloat16/vlsseg5e16.c
+156-0llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-singlethread.ll
+48-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded/vlseg5e64.c
+154-0llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-wavefront.ll
+54-99clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg3e32ff.c
+152-0llvm/test/CodeGen/AMDGPU/memory-legalizer-global-workgroup.ll
+62-90llvm/test/CodeGen/AArch64/zext.ll
+66-86llvm/test/CodeGen/RISCV/rvv/zvlsseg-zero-vl.ll
+152-0llvm/test/CodeGen/AMDGPU/memory-legalizer-global-wavefront.ll
+48-104clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg4e16ff.c
+152-0llvm/test/CodeGen/AMDGPU/memory-legalizer-global-singlethread.ll
+127-24llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll
+88-63lld/MachO/BPSectionOrderer.cpp
+150-0llvm/test/CodeGen/AMDGPU/memory-legalizer-global-agent.ll
+36-114clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg7e64ff.c
+36-114clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg7e16ff.c
+60-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg2e16ff.c
+36-114clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg7e32ff.c
+74-75llvm/lib/Target/RISCV/GISel/RISCVCallLowering.cpp
+86-63mlir/test/Conversion/VectorToLLVM/vector-to-llvm.mlir
+149-0llvm/test/CodeGen/M68k/Data/load-imm.ll
+148-0llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-workgroup.ll
+74-74llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-reverse-load-store.ll
+148-0llvm/test/CodeGen/AArch64/zext-to-tbl.ll
+36-112llvm/test/CodeGen/RISCV/rvv/vfneg-vp.ll
+75-72llvm/test/Analysis/CostModel/AArch64/sve-fptoi.ll
+147-0clang/lib/Headers/wasm_simd128.h
+146-0llvm/benchmarks/SandboxIRBench.cpp
+94-51flang/lib/Lower/OpenMP/ClauseProcessor.cpp
+36-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg4e32.c
+32-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg5e8.c
+48-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg2e8.c
+24-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg8e32.c
+48-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg2e32.c
+24-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg8e32.c
+60-84llvm/test/Transforms/SLPVectorizer/AArch64/accelerate-vector-functions.ll
+32-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg5e8.c
+60-84llvm/test/Transforms/SLPVectorizer/AArch64/accelerate-vector-functions-inseltpoison.ll
+36-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg4e32.c
+48-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg2e8.c
+48-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg2e32.c
+24-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg8e32.c
+32-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg5e8.c
+36-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg4e32.c
+48-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg2e8.c
+48-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg2e32.c
+24-120clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg8e32.c
+144-0llvm/test/Transforms/InstCombine/X86/x86-vpermi2.ll
+32-112clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg5e8.c
+36-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg4e32.c
+48-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg2e8.c
+48-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg2e32.c
+72-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg4e16.c
+72-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg3e16.c
+72-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg2e8.c
+72-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg2e32.c
+72-72clang/test/OpenMP/parallel_for_codegen.cpp
+72-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg4e16.c
+72-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg3e16.c
+72-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg2e8.c
+72-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg2e32.c
+144-0clang/test/Sema/aarch64-neon-immediate-ranges/conversions.c
+125-17llvm/test/CodeGen/AMDGPU/gfx10-twoaddr-fma.mir
+84-58clang/lib/Parse/ParseDecl.cpp
+142-0llvm/test/CodeGen/AMDGPU/memory-legalizer-global-system.ll
+141-0offload/DeviceRTL/src/DeviceUtils.cpp
+0-141offload/DeviceRTL/src/Utils.cpp
+40-100clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg3e8.c
+140-0llvm/test/Transforms/LoopVectorize/RISCV/truncate-to-minimal-bitwidth-cost.ll
+140-0llvm/test/CodeGen/AArch64/atomicrmw-cond-sub-clamp.ll
+57-83lldb/source/Host/common/TCPSocket.cpp
+61-79llvm/test/CodeGen/X86/cmov-promotion.ll
+40-100clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg3e8.c
+40-100clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg3e8.c
+40-100clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg3e8.c
+0-139llvm/lib/Transforms/IPO/SyntheticCountsPropagation.cpp
+36-102clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg6e16ff.c
+36-102clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg6e64ff.c
+137-1cross-project-tests/intrinsic-header-tests/wasm_simd128.c
+36-102clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg6e32ff.c
+34-104llvm/test/CodeGen/RISCV/half-select-icmp.ll
+137-0mlir/include/mlir/Dialect/Tosa/Utils/ConversionUtils.h
+136-1clang/lib/CodeGen/CGBuiltin.cpp
+48-88clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg3e16ff.c
+136-0llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.prefetch.data.ll
+135-0llvm/test/CodeGen/AArch64/neon-partial-reduce-dot-product.ll
+54-81clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg2e64ff.c
+134-0libcxx/test/libcxx/containers/associative/unord.map/abi.compile.pass.cpp
+48-86llvm/test/CodeGen/PowerPC/v4i32_scalar_to_vector_shuffle.ll
+64-70llvm/test/CodeGen/AArch64/mul.ll
+103-30lldb/test/API/functionalities/postmortem/elf-core/TestLinuxCore.py
+132-0clang/test/AST/ByteCode/new-delete.cpp
+132-0libcxx/test/libcxx/containers/associative/unord.set/abi.compile.pass.cpp
+24-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg7e32.c
+24-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg7e32.c
+132-0libcxx/test/std/iterators/iterator.primitives/iterator.traits/empty.compile.pass.cpp
+70-62lldb/source/Plugins/Process/Utility/RegisterInfoPOSIX_riscv64.cpp
+24-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg7e32.c
+132-0clang/test/Sema/aarch64-neon-immediate-ranges/saturating-multiply-accumulate.c
+104-28llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
+24-108clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg7e32.c
+112-18clang/lib/AST/ExprConstant.cpp
+130-0clang/test/Sema/aarch64-neon-immediate-ranges/sqrdmlah-ranges.c
+129-0llvm/test/CodeGen/M68k/Data/link-unlnk.ll
+52-77llvm/lib/Transforms/Instrumentation/MemorySanitizer.cpp
+0-129llvm/test/CodeGen/M68k/link-unlnk.ll
+128-0llvm/test/CodeGen/AArch64/literal_pools_float_apple.ll
+128-0llvm/test/MC/SystemZ/regs-good.s
+85-42mlir/lib/Dialect/SCF/Transforms/LoopPipelining.cpp
+36-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg3e32.c
+64-62llvm/test/CodeGen/AArch64/fsincos.ll
+36-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg3e32.c
+36-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg3e32.c
+36-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg5e16ff.c
+126-0clang/test/Sema/aarch64-neon-immediate-ranges/fused-multiply-accumulate.c
+36-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg3e32.c
+36-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg5e64ff.c
+36-90clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg5e32ff.c
+93-32llvm/test/CodeGen/AMDGPU/buffer-fat-pointer-atomicrmw-fadd.ll
+125-0clang/test/SemaCXX/warn-unsafe-buffer-usage-libc-functions.cpp
+92-32llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
+62-62mlir/test/Dialect/ArmSME/roundtrip.mlir
+86-38llvm/test/Transforms/SLPVectorizer/RISCV/vec3-base.ll
+0-123libcxx/test/std/iterators/iterator.primitives/iterator.traits/empty.verify.cpp
+41-81llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll
+62-60llvm/test/CodeGen/WebAssembly/cfg-stackify-eh-legacy.ll
+109-12clang/docs/HLSL/ExpectedDifferences.rst
+107-14llvm/test/Transforms/LoopUnroll/unroll-cleanup.ll
+70-51llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
+50-71llvm/test/CodeGen/X86/abdu.ll
+45-75clang/lib/AST/ASTImporter.cpp
+24-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg6e32.c
+120-0llvm/test/CodeGen/AMDGPU/memory-legalizer-local-singlethread.ll
+24-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg6e32.c
+60-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg4e8.c
+120-0mlir/test/python/dialects/python_test.py
+60-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg3e8.c
+24-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg6e32.c
+60-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg3e8.c
+120-0llvm/test/CodeGen/AMDGPU/memory-legalizer-local-agent.ll
+73-47llvm/test/CodeGen/AMDGPU/addrspacecast.ll
+24-96clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg6e32.c
+80-40llvm/lib/Transforms/Utils/LoopUtils.cpp
+120-0llvm/test/CodeGen/AMDGPU/memory-legalizer-local-wavefront.ll
+120-0llvm/test/CodeGen/AMDGPU/memory-legalizer-local-workgroup.ll
+120-0llvm/test/CodeGen/AMDGPU/memory-legalizer-local-system.ll
+90-30llvm/test/CodeGen/AMDGPU/local-atomicrmw-fsub.ll
+60-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg4e8.c
+78-41llvm/test/CodeGen/Thumb2/mve-vmovimm.ll
+44-75llvm/test/CodeGen/PowerPC/build-vector-from-load-and-zeros.ll
+67-52lldb/source/Commands/CommandObjectBreakpoint.cpp
+48-69llvm/test/CodeGen/PowerPC/load-and-splat.ll
+57-59llvm/test/CodeGen/AArch64/aarch64-smull.ll
+116-0llvm/test/ThinLTO/X86/memprof-aliased-location2.ll
+116-0llvm/test/CodeGen/RISCV/rvv/calling-conv-fastcc.ll
+116-0llvm/test/ThinLTO/X86/memprof-aliased-location1.ll
+116-0llvm/test/CodeGen/WebAssembly/cfg-stackify-eh-legacy.mir
+62-54lldb/source/Core/SourceManager.cpp
+115-0llvm/test/CodeGen/AArch64/sve2-intrinsics-faminmax.ll
+40-75lldb/source/Target/Process.cpp
+0-115llvm/test/CodeGen/WebAssembly/cfg-stackify-eh.mir
+20-94llvm/lib/CodeGen/ExpandVectorPredication.cpp
+36-78clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg4e64ff.c
+114-0llvm/unittests/Support/VirtualFileSystemTest.cpp
+52-62llvm/lib/Support/FormatVariadic.cpp
+78-35llvm/lib/Target/AArch64/AArch64InstrInfo.td
+81-32llvm/test/CodeGen/AMDGPU/local-atomicrmw-fadd.ll
+105-7llvm/test/Transforms/Attributor/returned.ll
+0-112llvm/test/CodeGen/WebAssembly/exception.mir
+112-0llvm/test/CodeGen/RISCV/rvv/alloca-load-store-vector-tuple.ll
+40-72clang/test/CodeGen/AMDGPU/amdgpu-atomic-float.c
+112-0llvm/test/Analysis/CtxProfAnalysis/flatten-and-annotate.ll
+44-68llvm/test/CodeGen/RISCV/half-intrinsics.ll
+112-0llvm/test/CodeGen/WebAssembly/exception-legacy.mir
+111-0clang/test/SemaHLSL/WaveSize-invalid-param.hlsl
+94-16clang/lib/CodeGen/CGExpr.cpp
+109-0llvm/test/Analysis/CtxProfAnalysis/inline.ll
+47-62clang/lib/Sema/SemaOpenMP.cpp
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg2e64.c
+36-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg2e64.c
+24-84clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg5e32.c
+36-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg2e64.c
+24-84clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg5e32.c
+24-84clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg5e32.c
+36-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg2e64.c
+24-84clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg5e32.c
+36-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg2e64.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg8e16.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg7e16.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg6e16.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg5e16.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg4e32.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg3e32.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg8e16.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg7e16.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg6e16.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg5e16.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg3e32.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg2e64.c
+54-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg4e32.c
+94-14llvm/test/CodeGen/AMDGPU/load-constant-i8.ll
+107-0llvm/test/CodeGen/AArch64/sve2-intrinsics-luti.ll
+53-53mlir/test/Conversion/VectorToArmSME/vector-to-arm-sme.mlir
+80-26llvm/test/CodeGen/AMDGPU/global-atomicrmw-fadd.ll
+56-50llvm/test/CodeGen/AArch64/bitcast.ll
+78-26llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fadd.ll
+40-64llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfma-vp.ll
+44-59llvm/test/CodeGen/RISCV/half-convert-strict.ll
+99-4mlir/test/Dialect/SCF/loop-pipelining.mlir
+103-0llvm/test/Analysis/BasicAA/gep-nuw-alias.ll
+36-66clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg3e64ff.c
+76-26llvm/lib/Analysis/ScalarEvolution.cpp
+44-58llvm/test/CodeGen/RISCV/bfloat-select-fcmp.ll
+52-49llvm/lib/Transforms/IPO/FunctionImport.cpp
+79-22clang/test/SemaTemplate/GH18291.cpp
+40-61llvm/test/CodeGen/RISCV/copysign-casts.ll
+100-0llvm/test/Transforms/MemProfContextDisambiguation/tailcall-aliased-location2.ll
+50-50llvm/test/MC/Mips/eva/invalid-noeva-wrong-error.s
+0-100offload/DeviceRTL/include/Utils.h
+47-53llvm/test/CodeGen/AArch64/sub.ll
+100-0llvm/test/Transforms/MemProfContextDisambiguation/tailcall-aliased-location1.ll
+100-0clang/include/clang/AST/Expr.h
+50-50clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vundefined.c
+47-53llvm/test/CodeGen/AArch64/add.ll
+50-50llvm/test/CodeGen/NVPTX/atomics-sm90.ll
+45-55offload/include/Shared/Utils.h
+50-50clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vget.c
+50-50clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vget.c
+99-0llvm/test/ThinLTO/X86/memprof-tailcall-aliased-location1.ll
+99-0llvm/test/CodeGen/LoongArch/ctpop-with-lsx.ll
+99-0llvm/test/ThinLTO/X86/memprof-tailcall-aliased-location2.ll
+42-56llvm/test/CodeGen/X86/select_const.ll
+54-44mlir/lib/Target/LLVMIR/DebugTranslation.cpp
+98-0clang/test/Sema/aarch64-neon-immediate-ranges/vector-multiply-by-scalar-and-widen.c
+97-0llvm/test/CodeGen/AMDGPU/amdgpu-sw-lower-lds-non-kernel-declaration.ll
+48-49llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
+96-0llvm/test/Analysis/ScalarEvolution/udiv-of-x-xsmaxone-fold.ll
+48-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg5e8.c
+48-48clang/test/OpenMP/distribute_simd_codegen.cpp
+54-42llvm/test/CodeGen/ARM/atomic-load-store.ll
+48-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg6e8.c
+24-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg4e64.c
+48-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg7e8.c
+96-0llvm/test/Transforms/InstCombine/branch.ll
+24-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg4e64.c
+24-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg4e64.c
+48-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg6e8.c
+48-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg5e8.c
+47-49flang/test/Lower/OpenMP/use-device-ptr-to-use-device-addr.f90
+48-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg7e8.c
+96-0llvm/test/CodeGen/ARM/atomic-64bit-fast-regalloc.ll
+96-0llvm/test/CodeGen/AArch64/sve-partial-reduce-dot-product.ll
+48-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg8e8.c
+24-72clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg4e64.c
+48-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg8e8.c
+95-0llvm/test/CodeGen/RISCV/half-zfa.ll
+5-89llvm/lib/Target/RISCV/RISCVISelLowering.h
+36-58llvm/test/CodeGen/PowerPC/v8i16_scalar_to_vector_shuffle.ll
+93-0clang/test/SemaCXX/consteval-builtin.cpp
+23-70mlir/lib/Dialect/Tosa/Transforms/TosaDecomposeTransposeConv.cpp
+93-0clang/test/SemaCXX/cxx11-default-member-initializers.cpp
+0-92llvm/test/CodeGen/RISCV/zfbfmin.ll
+36-56llvm/test/CodeGen/X86/is_fpclass.ll
+89-3lld/MachO/ICF.cpp
+32-60llvm/test/CodeGen/PowerPC/test-vector-insert.ll
+53-38clang-tools-extra/clang-tidy/add_new_check.py
+73-17llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp
+64-26llvm/lib/Transforms/IPO/SampleProfileMatcher.cpp
+45-45clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg2e16.c
+54-36mlir/lib/Dialect/GPU/Transforms/SubgroupReduceLowering.cpp
+45-45clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg2e16.c
+89-0clang/test/Sema/aarch64-neon-immediate-ranges/fp16-v84.c
+74-15llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-splat.ll
+89-0llvm/test/CodeGen/AArch64/sve-bf16-converts.ll
+46-42offload/plugins-nextgen/amdgpu/src/rtl.cpp
+0-88llvm/lib/LTO/SummaryBasedOptimizations.cpp
+44-44clang/test/CodeGen/X86/x86-atomic-double.c
+32-56llvm/lib/LTO/LTO.cpp
+88-0lldb/test/API/functionalities/memory/holes/main.cpp
+44-44llvm/test/CodeGen/PowerPC/all-atomics.ll
+70-17clang/lib/Sema/SemaTemplate.cpp
+87-0clang/test/CodeGenCoroutines/coro-await-elidable.cpp
+66-20libc/src/string/memory_utils/op_x86.h
+21-65mlir/test/Conversion/GPUToROCDL/gpu-to-rocdl.mlir
+56-30flang/lib/Parser/prescan.cpp
+20-66llvm/test/CodeGen/RISCV/half-bitmanip-dagcombines.ll
+53-33clang/unittests/Driver/MultilibTest.cpp
+48-37clang/lib/CodeGen/CodeGenFunction.h
+85-0clang/test/AST/HLSL/OutArgExpr.hlsl
+85-0libcxx/include/__cstddef/byte.h
+24-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg3e64.c
+44-40llvm/test/CodeGen/AArch64/sve-callee-save-restore-pairs.ll
+5-79libcxx/include/cstddef
+24-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg3e64.c
+24-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg3e64.c
+24-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg3e64.c
+83-0llvm/test/Other/spirv-sim/wave-read-lane-first.spv
+75-8llvm/include/llvm/Object/Minidump.h
+39-44llvm/test/CodeGen/X86/vector-sext.ll
+83-0clang/test/SemaCXX/source_location.cpp
+77-6llvm/include/llvm/Support/Compiler.h
+26-56llvm/test/CodeGen/AArch64/arm64-indexed-vector-ldst.ll
+41-41clang/test/OpenMP/target_data_use_device_ptr_codegen.cpp
+59-22llvm/lib/Transforms/InstCombine/InstructionCombining.cpp
+81-0llvm/lib/Target/RISCV/RISCVConstantPoolValue.cpp
+18-63clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg8e16ff.c
+18-63clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg8e64ff.c
+32-48llvm/test/CodeGen/AArch64/fminimummaximum.ll
+32-48llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfabs-vp.ll
+28-52llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfadd-vp.ll
+28-52llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfdiv-vp.ll
+28-52llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax.ll
+28-52llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin.ll
+28-52llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmul-vp.ll
+28-52llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsub-vp.ll
+32-48llvm/test/CodeGen/AArch64/faddsub.ll
+32-48llvm/test/CodeGen/AArch64/fminmax.ll
+63-17llvm/include/llvm/Transforms/IPO/FunctionImport.h
+60-20llvm/test/CodeGen/AMDGPU/local-atomicrmw-fmax.ll
+60-20llvm/test/CodeGen/AMDGPU/local-atomicrmw-fmin.ll
+60-20mlir/test/Dialect/Tensor/invalid.mlir
+40-40clang/test/OpenMP/ordered_codegen.cpp
+40-39llvm/test/CodeGen/X86/abds.ll
+74-5llvm/test/CodeGen/RISCV/rvv/rvv-peephole-vmerge-to-vmv.mir
+0-79llvm/test/Transforms/SyntheticCountsPropagation/initial.ll
+79-0clang/test/Sema/aarch64-neon-immediate-ranges/fp16-scalar.c
+76-3mlir/lib/Transforms/Utils/DialectConversion.cpp
+78-0libcxx/test/std/numerics/c.math/signbit.pass.cpp
+24-54llvm/lib/Target/BPF/BPFInstrInfo.td
+57-21llvm/test/CodeGen/ARM/big-endian-vmov.ll
+0-78llvm/include/llvm/Analysis/DominanceFrontierImpl.h
+78-0clang/test/SemaHLSL/Types/Traits/IsIntangibleType.hlsl
+65-12llvm/test/CodeGen/X86/movmsk-cmp.ll
+47-30llvm/test/CodeGen/AArch64/xtn.ll
+74-3llvm/lib/Transforms/Vectorize/VPlan.h
+24-52clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg4e16ff.c
+38-38mlir/test/Conversion/ArmSMEToLLVM/arm-sme-to-llvm.mlir
+4-72llvm/lib/Target/RISCV/RISCVInstrInfoZfh.td
+30-45clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg2e16ff.c
+18-57clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg7e64ff.c
+75-0compiler-rt/include/sanitizer/rtsan_interface.h
+18-57clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg7e16ff.c
+74-0clang/test/CXX/drs/cwg1xx.cpp
+6-68llvm/lib/Analysis/IVDescriptors.cpp
+51-23llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+73-0lldb/test/API/functionalities/memory/holes/TestMemoryHoles.py
+73-0lld/test/COFF/arm64ec-import.test
+73-0llvm/test/DebugInfo/Generic/debug-ranges-duplication.ll
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg2e32.c
+56-16llvm/test/Transforms/SLPVectorizer/X86/reorder-possible-strided-node.ll
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsuxseg8ei16.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg2e8.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg8e64.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg5e32.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg8e64.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg2e32.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg4e16.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg3e16.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg4e64.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsoxseg8ei16.c
+72-0clang/test/CXX/drs/cwg3xx.cpp
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg3e16.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg8e32.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg8e64.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsoxseg8ei16.c
+24-48llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfneg-vp.ll
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg7e32.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg8e32.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsseg8e16.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg7e32.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg8e64.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg4e64.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg5e32.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg6e32.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg4e16.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg2e8.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg3e64.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vssseg8e16.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg6e32.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vssseg8e16.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsseg8e16.c
+36-36clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg3e64.c
+12-60clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsuxseg8ei16.c
+71-0llvm/include/llvm/IR/IntrinsicsAArch64.td
+71-0llvm/test/CodeGen/RISCV/fastcc-half.ll
+71-0llvm/test/CodeGen/RISCV/rvv/vmv.v.v-peephole.mir
+71-0llvm/test/CodeGen/RISCV/fastcc-bf16.ll
+69-1clang/include/clang/Basic/AttrDocs.td
+35-35clang/test/Headers/__clang_hip_math.hip
+32-38llvm/test/CodeGen/AArch64/fptoi.ll
+52-18llvm/include/llvm/CodeGen/MachinePipeliner.h
+43-27llvm/test/CodeGen/AArch64/shufflevector.ll
+18-51clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg6e16ff.c
+69-0clang/test/Sema/aarch64-neon-immediate-ranges/multiply-extended.c
+18-51clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg6e64ff.c
+65-4clang/lib/Sema/SemaChecking.cpp
+50-19llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
+60-9llvm/tools/llvm-profdata/llvm-profdata.cpp
+49-19llvm/utils/TableGen/Basic/CodeGenIntrinsics.cpp
+55-13llvm/test/Transforms/InstCombine/ARM/neon-intrinsics.ll
+68-0mlir/test/python/dialects/ods_helpers.py
+36-32llvm/test/CodeGen/AArch64/sme-vg-to-stack.ll
+47-21mlir/include/mlir/Dialect/LLVMIR/LLVMAttrDefs.td
+24-44clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg3e16ff.c
+54-14clang/lib/Sema/SemaExpr.cpp
+51-17llvm/test/CodeGen/AMDGPU/atomic_optimizations_buffer.ll
+60-7llvm/include/llvm/SandboxIR/Type.h
+21-45llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmin-vp.ll
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg7e64.c
+21-45llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmaxu-vp.ll
+21-45llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmax-vp.ll
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsoxseg7ei16.c
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsseg7e16.c
+61-5clang/utils/TableGen/RISCVVEmitter.cpp
+0-66clang/test/Sema/aarch64-neon-fp16-ranges.c
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vssseg7e16.c
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsuxseg7ei16.c
+29-37llvm/include/llvm/IR/ModuleSummaryIndex.h
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsuxseg7ei16.c
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsoxseg7ei16.c
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vssseg7e16.c
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg7e64.c
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsseg7e16.c
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg7e64.c
+21-45llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vminu-vp.ll
+12-54clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg7e64.c
+24-41llvm/test/CodeGen/RISCV/rvv/vfabs-sdnode.ll
+65-0llvm/test/Analysis/ScalarEvolution/predicated-exit-count.ll
+31-34lldb/source/Plugins/Process/Linux/NativeProcessLinux.cpp
+32-33mlir/lib/Conversion/VectorToArmSME/VectorToArmSME.cpp
+26-39llvm/lib/Target/RISCV/RISCVInstrInfoZfbfmin.td
+65-0llvm/test/Analysis/CtxProfAnalysis/load-unapplicable.ll
+54-11llvm/include/llvm/CodeGen/ValueTypes.td
+16-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsseg4e16.c
+16-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsuxseg4ei16.c
+16-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vssseg4e16.c
+16-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsoxseg4ei16.c
+16-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsuxseg4ei16.c
+16-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vssseg4e16.c
+16-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsseg4e16.c
+16-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsoxseg4ei16.c
+53-11clang/test/Analysis/ctor-array.cpp
+32-32clang/test/CodeGen/catch-nullptr-and-nonzero-offset.c
+64-0llvm/test/CodeGen/RISCV/zdinx-boundary-check.ll
+32-32clang/test/OpenMP/for_reduction_codegen.cpp
+22-42llvm/test/CodeGen/AMDGPU/atomic_optimizations_pixelshader.ll
+34-30llvm/test/CodeGen/AMDGPU/wave32.ll
+64-0llvm/test/Transforms/LoopVectorize/AArch64/mul-simplification.ll
+30-34flang/lib/Lower/Bridge.cpp
+63-0clang/test/Driver/baremetal-multilib-custom-error.yaml
+18-45clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg5e16ff.c
+59-4llvm/unittests/SandboxIR/TrackerTest.cpp
+57-6clang/include/clang/Basic/Attr.td
+63-0llvm/lib/Target/RISCV/RISCVConstantPoolValue.h
+63-0llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
+60-3clang/include/clang/AST/TemplateName.h
+18-45clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg5e64ff.c
+31-31clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-tuple-type.c
+55-7llvm/lib/Target/M68k/M68kInstrInfo.cpp
+30-32llvm/lib/Target/ARM/ARMISelLowering.cpp
+62-0clang/include/clang/Basic/BuiltinsX86.def
+62-0llvm/test/CodeGen/RISCV/rvv/remat.ll
+61-0llvm/unittests/DebugInfo/DWARF/DWARFDieTest.cpp
+41-20llvm/test/CodeGen/AArch64/arm64-dup.ll
+53-8llvm/unittests/ObjectYAML/MinidumpYAMLTest.cpp
+61-0llvm/test/Transforms/LoopVectorize/RISCV/inloop-reduction.ll
+32-29llvm/test/CodeGen/RISCV/srem-seteq-illegal-types.ll
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vloxseg2ei16.c
+60-0clang/test/SemaCXX/warn-unsafe-buffer-usage-libc-functions-inline-namespace.cpp
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsuxseg6ei16.c
+60-0flang/test/Lower/module-generic-with-specific-mangling.f90
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg3e8.c
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg4e8.c
+33-27clang/lib/CodeGen/CGExprCXX.cpp
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg4e8.c
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg3e8.c
+29-31mlir/lib/Conversion/ArmSMEToLLVM/ArmSMEToLLVM.cpp
+20-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsuxseg2ei16.c
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg2e16.c
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlsseg2e16.c
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vluxseg2ei16.c
+20-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsoxseg2ei16.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsoxseg6ei16.c
+30-30llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-masked-loadstore.ll
+20-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsseg2e16.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsseg6e16.c
+20-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vssseg2e16.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vssseg6e16.c
+20-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsuxseg2ei16.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsuxseg6ei16.c
+10-50llvm/test/CodeGen/RISCV/bfloat-select-icmp.ll
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg6e64.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg6e64.c
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vloxseg2ei16.c
+30-30clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vluxseg2ei16.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg6e64.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg6e64.c
+60-0llvm/test/Transforms/SLPVectorizer/ARM/invalid-fp-operations.ll
+20-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsoxseg2ei16.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsoxseg6ei16.c
+20-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsseg2e16.c
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsseg6e16.c
+20-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vssseg2e16.c
+53-7llvm/lib/IR/Type.cpp
+12-48clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vssseg6e16.c
+18-41llvm/test/CodeGen/RISCV/rvv/vfneg-sdnode.ll
+0-59clang/lib/AST/ByteCode/InterpFrame.cpp
+0-59llvm/test/MachineVerifier/verify-reg-sequence.mir
+18-41mlir/include/mlir/Dialect/LLVMIR/LLVMInterfaces.td
+30-29mlir/tools/mlir-tblgen/OpPythonBindingGen.cpp
+59-0llvm/test/CodeGen/BPF/xadd.ll
+58-0llvm/unittests/SandboxIR/TypesTest.cpp
+42-16llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
+58-0llvm/test/MachineVerifier/AMDGPU/verify-reg-sequence.mir
+58-0llvm/test/Other/spirv-sim/loop.spv
+58-0compiler-rt/lib/rtsan/rtsan_flags.cpp
+58-0llvm/test/CodeGen/RISCV/rvv/inline-asm.ll
+56-1clang/test/Analysis/stack-addr-ps.cpp
+37-20llvm/unittests/Support/FormatVariadicTest.cpp
+44-13flang/test/Lower/OpenMP/lastprivate-allocatable.f90
+43-14llvm/test/CodeGen/AMDGPU/atomic_optimizations_struct_buffer.ll
+31-26clang/lib/Driver/ToolChains/Gnu.cpp
+43-14llvm/test/CodeGen/AMDGPU/atomic_optimizations_raw_buffer.ll
+57-0clang/unittests/Format/TokenAnnotatorTest.cpp
+41-16lldb/source/Plugins/Process/Linux/NativeRegisterContextLinux_riscv64.cpp
+32-25llvm/lib/Target/RISCV/RISCVInstrInfoV.td
+26-31llvm/test/CodeGen/RISCV/bfloat-convert.ll
+5-52flang/lib/Lower/OpenMP/DataSharingProcessor.cpp
+16-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vssseg3e16.c
+16-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsseg3e16.c
+16-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsoxseg3ei16.c
+16-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsuxseg3ei16.c
+16-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vssseg3e16.c
+16-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsuxseg3ei16.c
+28-28mlir/test/Dialect/ArmSME/tile-allocation-liveness.mlir
+33-23llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp
+23-33llvm/lib/Target/WebAssembly/AsmParser/WebAssemblyAsmParser.cpp
+26-30llvm/lib/Support/Unix/Threading.inc
+16-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsoxseg3ei16.c
+35-21clang/lib/Format/TokenAnnotator.cpp
+28-28libcxx/include/complex
+56-0lldb/unittests/Symbol/TestType.cpp
+16-40clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsseg3e16.c
+28-28llvm/test/CodeGen/X86/atomic6432.ll
+19-37llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll
+56-0offload/include/Shared/RefCnt.h
+31-24llvm/lib/Bitcode/Reader/BitcodeReader.cpp
+37-18clang/lib/CodeGen/CGDeclCXX.cpp
+55-0clang/test/AST/ByteCode/initializer_list.cpp
+49-6llvm/test/CodeGen/AMDGPU/llvm.fptrunc.round.err.ll
+21-33lldb/source/Plugins/Process/Utility/RegisterInfos_riscv64.h
+27-27llvm/test/MC/WebAssembly/simd-encodings.s
+54-0llvm/include/llvm/Support/VirtualFileSystem.h
+27-27llvm/test/TableGen/GlobalISelCombinerEmitter/match-table.td
+22-32clang/lib/CodeGen/CGOpenMPRuntime.cpp
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg7e16.c
+24-30mlir/tools/mlir-tblgen/OpDocGen.cpp
+54-0llvm/lib/Target/X86/X86IntrinsicsInfo.h
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg6e16.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsoxseg5ei16.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsseg5e16.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vssseg5e16.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vsuxseg5ei16.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vsseg5e64.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vssseg5e64.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vssseg5e64.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vsseg5e64.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsoxseg5ei16.c
+54-0clang/test/Sema/warn-lifetime-analysis-nocfg.cpp
+23-31clang/utils/TableGen/SveEmitter.cpp
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsseg5e16.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vssseg5e16.c
+12-42clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vsuxseg5ei16.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg2e64.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg3e32.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg4e32.c
+54-0llvm/test/CodeGen/AArch64/machine-outliner-bundle.mir
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg8e16.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg7e16.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg6e16.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg5e16.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg4e32.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg3e32.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg2e64.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg5e16.c
+27-27clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg8e16.c
+54-0offload/DeviceRTL/include/DeviceUtils.h
+0-53llvm/test/CodeGen/M68k/Arith/sext-i1.ll
+43-10clang/lib/Sema/TreeTransform.h
+53-0llvm/test/CodeGen/M68k/Data/sext-i1.ll
+26-27mlir/test/Target/LLVMIR/Import/debug-info.ll
+53-0compiler-rt/test/rtsan/disabler.cpp
+31-22mlir/lib/Conversion/AMDGPUToROCDL/AMDGPUToROCDL.cpp
+21-32llvm/test/CodeGen/PowerPC/canonical-merge-shuffles.ll
+43-10llvm/include/llvm/CodeGenTypes/MachineValueType.h
+31-22llvm/lib/Target/SPIRV/SPIRVStripConvergentIntrinsics.cpp
+2-50llvm/test/TableGen/intrinsic-attrs.td
+14-38llvm/test/CodeGen/AMDGPU/wqm.ll
+37-15llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp
+52-0llvm/test/CodeGen/RISCV/zfhmin-half-intrinsics.ll
+29-23llvm/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
+26-26llvm/test/Transforms/SLPVectorizer/X86/horizontal-list.ll
+52-0llvm/test/Analysis/CostModel/AArch64/cmp.ll
+31-21llvm/test/CodeGen/AArch64/ptradd.ll
+28-24llvm/lib/TableGen/Error.cpp
+45-6llvm/test/CodeGen/AArch64/GlobalISel/postlegalizer-lowering-shuffle-splat.mir
+25-26llvm/utils/TableGen/DirectiveEmitter.cpp
+51-0llvm/lib/Transforms/Vectorize/SandboxVectorizer/SandboxVectorizer.cpp
+51-0llvm/test/DebugInfo/type-finder-w-dbg-records.ll
+16-34flang/lib/Lower/OpenMP/ClauseProcessor.h
+50-0clang/test/SemaCXX/cxx20-default-compare.cpp
+17-33llvm/test/TableGen/intrinsic-struct.td
+50-0llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.buffer.prefetch.data.ll
+41-9llvm/lib/Analysis/CtxProfAnalysis.cpp
+25-25clang/test/OpenMP/reduction_implicit_map.cpp
+50-0clang/test/Sema/aarch64-neon-immediate-ranges/dotprod.c
+25-25clang/test/ParserHLSL/hlsl_resource_class_attr.hlsl
+50-0bolt/test/X86/yaml-unknown-keys.test
+43-7clang/test/SemaTemplate/cwg2398.cpp
+0-50llvm/test/Transforms/SyntheticCountsPropagation/prop.ll
+25-25llvm/lib/Transforms/Instrumentation/PGOCtxProfLowering.cpp
+39-11llvm/lib/ProfileData/InstrProfReader.cpp
+50-0clang/test/Sema/aarch64-neon-immediate-ranges/matrix-multiplication.c
+0-49clang/test/Sema/aarch64-neon-bf16-ranges.c
+49-0flang/module/ieee_arithmetic.f90
+33-16llvm/lib/Transforms/Utils/SCCPSolver.cpp
+28-20lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunication.cpp
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg8e8.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg6e8.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vloxseg4ei16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vluxseg4ei16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlsseg4e16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vluxseg3ei16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vluxseg4ei16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg7e8.c
+24-24clang/test/CodeGenSYCL/address-space-deduction.cpp
+25-23llvm/test/CodeGen/AArch64/load.ll
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg8e8.c
+34-14llvm/test/CodeGen/ARM/vmov.ll
+47-1llvm/lib/CodeGen/CodeGenPrepare.cpp
+48-0llvm/test/Transforms/SLPVectorizer/reduction-whole-regs-loads.ll
+46-2clang/test/CXX/drs/cwg27xx.cpp
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlsseg3e16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg6e8.c
+24-24llvm/test/CodeGen/AMDGPU/global_atomics_i64.ll
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vluxseg3ei16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vloxseg3ei16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg5e8.c
+48-0llvm/test/CodeGen/PowerPC/sms-recmii.ll
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg7e8.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vloxseg3ei16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg5e8.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vloxseg4ei16.c
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg4e16.c
+37-11lldb/tools/lldb-dap/src-ts/extension.ts
+24-24clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg3e16.c
+39-8llvm/lib/Target/AMDGPU/SIISelLowering.cpp
+28-19llvm/test/Transforms/Attributor/value-simplify-local-remote.ll
+40-7llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp
+18-29llvm/test/CodeGen/AArch64/insertextract.ll
+35-12mlir/test/Dialect/GPU/subgroup-reduce-lowering.mlir
+47-0flang/test/Semantics/generic09.f90
+21-26clang/include/clang/AST/DeclID.h
+47-0lld/test/COFF/arm64ec-lib.test
+47-0llvm/test/Transforms/SLPVectorizer/X86/multi-tracked-reduced-value.ll
+47-0llvm/test/Transforms/PhaseOrdering/branch-dom-cond.ll
+24-22llvm/lib/Analysis/ModuleSummaryAnalysis.cpp
+38-8llvm/test/CodeGen/AMDGPU/load-constant-i1.ll
+33-13clang/lib/Driver/Multilib.cpp
+28-17clang/lib/AST/ASTDiagnostic.cpp
+45-0llvm/cmake/modules/AddLLVM.cmake
+25-20clang/lib/Sema/SemaDecl.cpp
+32-13llvm/include/llvm/ProfileData/InstrProfReader.h
+0-45llvm/test/ThinLTO/X86/function_entry_count.ll
+45-0clang/docs/ReleaseNotes.rst
+0-45llvm/test/Transforms/SLPVectorizer/RISCV/reduction-whole-regs-loads.ll
+31-14llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-splat-bf16.ll
+44-1llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp
+21-24llvm/test/CodeGen/AArch64/arm64-extract-insert-varidx.ll
+37-7llvm/include/llvm/Analysis/ScalarEvolution.h
+44-0llvm/lib/Target/RISCV/RISCVCallingConv.h
+33-11llvm/include/llvm/TableGen/Record.h
+43-1llvm/lib/Analysis/DXILMetadataAnalysis.cpp
+28-16flang/lib/Semantics/expression.cpp
+22-22clang/test/OpenMP/target_teams_distribute_parallel_for_reduction_task_codegen.cpp
+15-29llvm/test/CodeGen/PowerPC/v2i64_scalar_to_vector_shuffle.ll
+22-22clang/test/OpenMP/teams_distribute_parallel_for_reduction_task_codegen.cpp
+44-0llvm/test/Transforms/SLPVectorizer/X86/multi-nodes-bv-vectorized.ll
+22-22lld/MachO/Symbols.h
+22-22clang/test/OpenMP/parallel_for_scan_codegen.cpp
+23-21libc/utils/LibcTableGenUtil/APIIndexer.h
+4-40mlir/test/Conversion/MathToROCDL/math-to-rocdl.mlir
+22-22llvm/test/Transforms/LoopVectorize/X86/imprecise-through-phis.ll
+24-20llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane.ll
+43-0clang/include/clang/Basic/arm_immcheck_incl.td
+43-0llvm/test/CodeGen/M68k/Data/load-extend.ll
+43-0lldb/tools/lldb-dap/src-ts/debug-adapter-factory.ts
+43-0clang/test/CodeGenOpenCL/builtins-amdgcn-gfx12.cl
+43-0llvm/test/CodeGen/X86/clobber_frame_ptr.ll
+25-18llvm/test/CodeGen/RISCV/early-clobber-tied-def-subreg-liveness.ll
+32-11llvm/test/CodeGen/AMDGPU/insert_waitcnt_for_precise_memory.ll
+36-7clang/test/CXX/drs/cwg24xx.cpp
+0-43llvm/test/CodeGen/M68k/load-extend.ll
+43-0llvm/test/Analysis/CostModel/AArch64/div.ll
+28-14lldb/include/lldb/Core/SourceManager.h
+17-25llvm/test/CodeGen/PowerPC/scalar_vector_test_4.ll
+42-0llvm/test/Other/spirv-sim/switch.spv
+42-0llvm/test/Other/spirv-sim/branch.spv
+28-14clang/lib/CodeGen/CGExprScalar.cpp
+32-10llvm/CMakeLists.txt
+2-40llvm/lib/Transforms/InstCombine/InstCombineSelect.cpp
+11-31llvm/lib/Transforms/IPO/SCCP.cpp
+41-0compiler-rt/test/profile/instrprof-binary-correlate-debuginfod.c
+41-0llvm/test/CodeGen/DirectX/ContainerData/RuntimeInfoCS.ll
+35-6lld/test/MachO/segprot.s
+37-4lldb/source/Utility/Status.cpp
+20-21libc/utils/HdrGen/PublicAPICommand.cpp
+23-18mlir/test/Target/LLVMIR/llvmir-debug.mlir
+21-20compiler-rt/lib/ctx_profile/CtxInstrProfiling.cpp
+22-18llvm/include/llvm/CodeGen/SelectionDAGNodes.h
+20-20libcxx/include/tuple
+16-24llvm/test/CodeGen/AArch64/fdiv.ll
+23-17compiler-rt/lib/rtsan/tests/rtsan_test_context.cpp
+20-20llvm/test/CodeGen/WebAssembly/exception-legacy.ll
+20-20llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpmerge-bf16.ll
+17-23libcxx/test/benchmarks/format_to_n.bench.cpp
+20-20clang/test/OpenMP/for_simd_scan_codegen.cpp
+20-20clang/test/OpenMP/for_scan_codegen.cpp
+17-23libcxx/test/benchmarks/format_to.bench.cpp
+20-20llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpmerge.ll
+40-0llvm/test/Transforms/LoopVectorize/vector-to-scalar-cast.ll
+21-19llvm/include/llvm/ADT/DenseMap.h
+16-24llvm/test/CodeGen/AArch64/fmul.ll
+20-20clang-tools-extra/test/clang-tidy/checkers/bugprone/casting-through-void.cpp
+20-20clang/test/OpenMP/parallel_for_simd_scan_codegen.cpp
+19-20llvm/include/llvm/IR/Instructions.h
+20-19llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll
+39-0mlir/test/Target/LLVMIR/openmp-target-use-device-nested.mlir
+25-14llvm/test/CodeGen/RISCV/float-arith.ll
+28-11llvm/lib/CodeGen/AtomicExpandPass.cpp
+39-0lldb/unittests/Host/MainLoopTest.cpp
+20-19llvm/lib/IR/Mangler.cpp
+25-14mlir/lib/CAPI/Dialect/LLVM.cpp
+0-39compiler-rt/test/builtins/Unit/compiler_rt_fmaxf_test.c
+0-39llvm/test/MachineVerifier/test_g_bitcast.mir
+39-0llvm/test/CodeGen/AMDGPU/llvm.fptrunc.round.ll
+20-19llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll
+38-0llvm/test/MachineVerifier/AMDGPU/test_g_bitcast.mir
+20-18llvm/test/CodeGen/AArch64/uadd_sat_vec.ll
+31-7clang/lib/Sema/SemaType.cpp
+20-18llvm/test/CodeGen/AArch64/ssub_sat_vec.ll
+21-17llvm/include/llvm/Transforms/Utils/LoopUtils.h
+24-14clang/include/clang/AST/Attr.h
+20-18llvm/test/CodeGen/AArch64/sadd_sat_vec.ll
+38-0mlir/test/python/python_test_ops.td
+19-19mlir/include/mlir/Dialect/ArmSME/IR/ArmSMEOps.td
+20-18llvm/test/CodeGen/AArch64/usub_sat_vec.ll
+38-0lldb/unittests/Host/SocketTest.cpp
+9-29lldb/test/API/lang/cpp/dynamic-value/pass-to-base.cpp
+38-0mlir/test/Dialect/SparseTensor/minipipeline_parallel.mlir
+29-9lldb/source/Plugins/Process/Utility/RegisterInfoPOSIX_riscv64.h
+19-19libcxx/test/benchmarks/variant_visit_1.bench.cpp
+38-0lld/test/wasm/allow-multiple-definition.s
+29-9llvm/lib/Target/X86/X86InstCombineIntrinsic.cpp
+33-5lld/COFF/InputFiles.cpp
+0-38llvm/test/MachineVerifier/test_g_intrinsic.mir
+26-11llvm/test/CodeGen/AMDGPU/pseudo-scalar-transcendental.ll
+34-3llvm/test/CodeGen/AMDGPU/load-constant-i16.ll
+37-0libcxx/include/__memory/noexcept_move_assign_container.h
+3-34mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp
+23-14compiler-rt/lib/rtsan/rtsan_context.cpp
+37-0llvm/include/llvm/TableGen/AArch64ImmCheck.h
+37-0utils/bazel/llvm-project-overlay/clang/BUILD.bazel
+31-6llvm/lib/Target/RISCV/RISCVRegisterInfo.td
+37-0llvm/test/MachineVerifier/AMDGPU/test_g_intrinsic.mir
+5-32llvm/test/TableGen/searchabletables-intrinsic.td
+0-37libcxx/include/__type_traits/noexcept_move_assign_container.h
+36-1llvm/test/CodeGen/AArch64/spillfill-sve.mir
+26-11flang/lib/Optimizer/OpenMP/MapInfoFinalization.cpp
+26-11llvm/test/Transforms/SLPVectorizer/revec-shufflevector.ll
+19-18llvm/test/CodeGen/AMDGPU/remove-no-kernel-id-attribute.ll
+12-25llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+18-19libcxx/include/__expected/expected.h
+36-0llvm/test/Other/spirv-sim/call.spv
+36-0llvm/test/Other/spirv-sim/constant.spv
+22-14llvm/lib/Target/WebAssembly/WebAssemblyInstrControl.td
+36-0llvm/test/Other/spirv-sim/simulator-args.spv
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg3e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg8e16.c
+18-18llvm/lib/CodeGen/MLRegAllocEvictAdvisor.cpp
+4-32llvm/test/TableGen/intrinsic-long-name.td
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg7e16.c
+2-34clang/include/clang/Basic/arm_sve_sme_incl.td
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg5e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg6e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg7e64.c
+36-0llvm/test/CodeGen/SPIRV/debug-info/no-misplaced-opextinst.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlseg8e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg5e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg4e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg6e64.c
+18-18clang/test/CodeGenCXX/attr-likelihood-iteration-stmt.cpp
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg7e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg3e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/vlsseg8e64.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg6e16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg4e64.c
+12-24llvm/test/CodeGen/RISCV/rv64zfhmin-half-convert-strict.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlseg5e16.c
+21-15llvm/test/CodeGen/RISCV/half-imm.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg5e32.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg6e32.c
+32-4flang/include/flang/Runtime/cpp-type.h
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vloxseg5ei16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg7e32.c
+17-19llvm/test/CodeGen/RISCV/rvv/vleff-vlseg2ff-output.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vloxseg6ei16.c
+12-24llvm/test/CodeGen/RISCV/rv64zfhmin-half-convert.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vloxseg8ei16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg8e32.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vloxseg8ei16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vluxseg8ei16.c
+17-19llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vand-vp.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vluxseg7ei16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlsseg6e16.c
+25-11clang/lib/AST/TypePrinter.cpp
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlsseg5e16.c
+14-22llvm/test/CodeGen/AMDGPU/annotate-kernel-features-hsa.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlsseg7e16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vlsseg8e16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vluxseg5ei16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vluxseg6ei16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vluxseg7ei16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg8e32.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vluxseg8ei16.c
+21-15llvm/lib/Transforms/Scalar/LICM.cpp
+26-10lldb/source/Host/common/Socket.cpp
+18-18llvm/test/CodeGen/RISCV/double-convert.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg7e32.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg6e32.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vluxseg5ei16.c
+20-16llvm/test/Transforms/SCCP/select.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vloxseg7ei16.c
+35-1llvm/lib/Target/AArch64/SVEInstrFormats.td
+4-32clang/unittests/Tooling/DependencyScanning/DependencyScanningFilesystemTest.cpp
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vluxseg6ei16.c
+36-0llvm/test/Analysis/DXILMetadataAnalysis/entry-properties.ll
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg5e32.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vloxseg7ei16.c
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vloxseg6ei16.c
+31-5lldb/source/Symbol/Type.cpp
+18-18clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/non-overloaded/bfloat16/vloxseg5ei16.c
+29-6mlir/test/Dialect/Tensor/fold-into-pack-and-unpack.mlir
+35-0llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h
+23-12llvm/lib/Target/X86/X86InstrFMA3Info.cpp
+29-6clang/include/clang/Basic/TargetBuiltins.h
+25-10clang/lib/CodeGen/ItaniumCXXABI.cpp
+0-35llvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir
+35-0clang/test/CXX/temp/temp.res/temp.local/p8.cpp
+32-3clang/lib/Driver/ToolChains/Clang.cpp
+26-9clang/test/AST/ByteCode/builtin-functions.cpp
+21-14flang/lib/Lower/OpenACC.cpp
+34-0clang/test/CXX/drs/cwg1818.cpp
+34-0clang/test/SemaHLSL/Language/OutputParameters.hlsl
+16-18llvm/test/CodeGen/AArch64/fcopysign.ll
+34-0clang/test/SemaCXX/cxx2a-template-lambdas.cpp
+14-20llvm/test/CodeGen/AArch64/neon-bitwise-instructions.ll
+32-2mlir/test/lib/Dialect/Test/TestPatterns.cpp
+34-0clang/test/CXX/special/class.temporary/p6.cpp
+34-0llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp
+34-0llvm/test/CodeGen/AMDGPU/materialize-frame-index-sgpr.gfx10.ll
+27-7llvm/test/Transforms/LICM/update-scev-after-hoist.ll
+17-17llvm/test/Transforms/InstCombine/pr44245.ll
+17-17clang/test/OpenMP/target_update_codegen.cpp
+18-16llvm/test/Transforms/Attributor/align.ll
+16-18llvm/test/Transforms/Attributor/IPConstantProp/PR26044.ll
+20-14clang/lib/Sema/SemaTemplateInstantiateDecl.cpp
+30-4lldb/include/lldb/Utility/Status.h
+30-4lld/MachO/Driver.cpp
+34-0llvm/test/MachineVerifier/AMDGPU/test_g_intrinsic_w_side_effects.mir
+34-0clang/test/CodeGenHLSL/builtins/wave_is_first_lane.hlsl
+33-0offload/test/offloading/fortran/target-map-dynamic.f90
+15-18clang/include/clang/Sema/Sema.h
+20-13llvm/tools/llvm-shlib/CMakeLists.txt
+19-14llvm/lib/Support/APInt.cpp
+0-33llvm/test/MachineVerifier/register-killed-inside-loop.mir
+33-0llvm/include/llvm/CodeGen/BasicTTIImpl.h
+33-0llvm/lib/Target/AMDGPU/SMInstructions.td
+25-8clang/include/clang/Basic/DiagnosticSemaKinds.td
+26-7clang/lib/Sema/SemaAvailability.cpp
+13-20clang/lib/Basic/Targets/RISCV.cpp
+16-16clang/test/OpenMP/distribute_codegen.cpp
+25-7llvm/utils/TableGen/VTEmitter.cpp
+26-6libc/CMakeLists.txt
+18-14llvm/docs/AMDGPUUsage.rst
+32-0llvm/test/MachineVerifier/AMDGPU/register-killed-inside-loop.mir
+14-18llvm/test/CodeGen/X86/avx512-extract-subvector-load-store.ll
+32-0llvm/test/Transforms/LoopVectorize/check-no-vectorize.ll
+13-19llvm/test/CodeGen/AArch64/fsqrt.ll
+13-19llvm/test/CodeGen/AArch64/fabs.ll
+25-7llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
+16-16clang/test/OpenMP/for_reduction_codegen_UDR.cpp
+16-16llvm/test/CodeGen/ARM/bf16-intrinsics-ld-st.ll
+13-19llvm/test/CodeGen/AArch64/fneg.ll
+23-9mlir/include/mlir/Dialect/GPU/IR/GPUOps.td
+11-21libc/src/string/memory_utils/x86_64/inline_bcmp.h
+16-16clang/docs/analyzer/checkers.rst
+16-16llvm/test/CodeGen/RISCV/float-convert.ll
+32-0clang/test/Sema/aarch64-sve2-intrinsics/acle_sve2_imm_lane.cpp
+26-5clang/include/clang/AST/ASTContext.h
+21-10llvm/lib/Analysis/BasicAliasAnalysis.cpp
+31-0llvm/test/Transforms/SLPVectorizer/crash_extractelement_poison.ll
+0-31llvm/test/MachineVerifier/verifier-ec-subreg-liveness.mir
+29-2clang/include/clang/Sema/SemaHLSL.h
+31-0mlir/test/Target/LLVMIR/omptarget-debug2.mlir
+31-0llvm/test/Transforms/SLPVectorizer/X86/minbw-user-non-sizable.ll
+31-0llvm/lib/Target/DirectX/DXILIntrinsicExpansion.cpp
+0-30llvm/test/MachineVerifier/verify-implicit-def.mir
+26-4compiler-rt/lib/scudo/standalone/common.h
+16-14libclc/CMakeLists.txt
+30-0clang/include/clang/Basic/arm_sve.td
+30-0llvm/test/Other/spirv-sim/wave-get-lane-index.spv
+13-17llvm/test/CodeGen/AMDGPU/amdgpu-cs-chain-cc.ll
+17-13compiler-rt/lib/scudo/standalone/release.h
+15-15clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlsseg2e16.c
+9-21libcxx/include/__type_traits/datasizeof.h
+15-15clang/test/SemaHLSL/parameter_modifiers_ast.hlsl
+15-15llvm/test/CodeGen/RISCV/rvv/rv32-spill-zvlsseg.ll
+30-0llvm/benchmarks/GetIntrinsicInfoTableEntriesBM.cpp
+30-0llvm/test/MachineVerifier/AMDGPU/verifier-ec-subreg-liveness.mir
+15-15llvm/test/CodeGen/RISCV/rvv/rv64-spill-zvlsseg.ll
+30-0llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.h
+10-20lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunicationServerLLGS.cpp
+15-15clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg2e16.c
+29-0llvm/test/MachineVerifier/AMDGPU/verify-implicit-def.mir
+15-14llvm/lib/Target/ARM/ARMInstrInfo.td
+29-0lld/COFF/Writer.cpp
+21-8lldb/source/Plugins/Process/Windows/Common/ProcessDebugger.cpp
+29-0mlir/test/Target/LLVMIR/omptarget-debug.mlir
+23-6mlir/lib/Dialect/LLVMIR/IR/LLVMAttrs.cpp
+29-0llvm/include/llvm/CodeGen/MachineCSE.h
+28-1flang/include/flang/Tools/TargetSetup.h
+22-7llvm/lib/Target/DirectX/DXContainerGlobals.cpp
+13-16llvm/test/CodeGen/AMDGPU/amdgpu-cs-chain-preserve-cc.ll
+23-6llvm/lib/Transforms/Instrumentation/HWAddressSanitizer.cpp
+14-14llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp
+23-5llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp
+14-14llvm/test/CodeGen/AArch64/neon-extmul.ll
+14-14clang/test/CodeGen/address-safety-attr-flavors.cpp
+28-0llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
+11-17llvm/test/CodeGen/PowerPC/v16i8_scalar_to_vector_shuffle.ll
+28-0flang/test/Integration/debug-target-region-vars.f90
+22-6flang/test/Lower/Intrinsics/spacing.f90
+28-0llvm/include/llvm/Transforms/Vectorize/SandboxVectorizer/SandboxVectorizer.h
+14-14llvm/test/Transforms/Attributor/read_write_returned_arguments_scc.ll
+14-14llvm/test/Instrumentation/HWAddressSanitizer/RISCV/basic.ll
+14-14llvm/test/Instrumentation/HWAddressSanitizer/basic.ll
+14-14libcxx/test/benchmarks/variant_visit_2.bench.cpp
+28-0mlir/test/Transforms/canonicalize-block-merge.mlir
+28-0clang/test/SemaCXX/static-assert-ext.cpp
+28-0compiler-rt/lib/rtsan/rtsan_flags.h
+28-0clang/test/AST/HLSL/WaveSize.hlsl
+20-8llvm/lib/AsmParser/LLParser.cpp
+23-5llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-load.ll
+14-14llvm/test/CodeGen/PowerPC/fp-classify.ll
+28-0libc/hdr/types/CMakeLists.txt
+18-10mlir/include/mlir-c/Dialect/LLVM.h
+14-14mlir/include/mlir/Dialect/Vector/IR/VectorAttributes.td
+28-0llvm/test/Bitcode/compatibility.ll
+23-4clang-tools-extra/include-cleaner/lib/WalkAST.cpp
+10-17llvm/include/llvm/Support/FormatVariadic.h
+13-14llvm/test/CodeGen/RISCV/double-intrinsics.ll
+27-0libcxx/include/__cstddef/max_align_t.h
+11-16libcxx/test/benchmarks/std_format_spec_string_unicode.bench.cpp
+11-16libcxx/test/benchmarks/std_format_spec_string_unicode_escape.bench.cpp
+16-11llvm/lib/Target/AArch64/AArch64FrameLowering.cpp
+14-13llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f32-rtn.ll
+27-0llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveIsFirstLane.ll
+25-2libcxx/utils/ci/run-buildbot
+12-15clang/test/ParserHLSL/hlsl_resource_class_attr_error.hlsl
+13-14llvm/utils/TableGen/RISCVTargetDefEmitter.cpp
+18-9clang/lib/AST/ByteCode/DynamicAllocator.h
+27-0llvm/test/Analysis/Lint/scalable.ll
+15-12llvm/lib/Analysis/Lint.cpp
+0-26lld/test/ELF/avr-reloc.s
+0-26llvm/test/MachineVerifier/verifier-pseudo-terminators.mir
+24-2lldb/unittests/SymbolFile/DWARF/DWARFDIETest.cpp
+25-1llvm/lib/Analysis/ValueTracking.cpp
+26-0llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-nontemporal.ll
+12-14llvm/test/Instrumentation/HWAddressSanitizer/alloca.ll
+13-13libc/utils/LibcTableGenUtil/APIIndexer.cpp
+26-0llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-volatile.ll
+13-13llvm/test/MC/Mips/mips1/invalid-mips4-wrong-error.s
+17-9libc/test/UnitTest/CMakeLists.txt
+13-13flang/test/Lower/OpenMP/implicit-dsa.f90
+13-13llvm/test/MC/Mips/mips1/invalid-mips3-wrong-error.s
+14-12offload/plugins-nextgen/common/src/PluginInterface.cpp
+14-12llvm/test/Transforms/SLPVectorizer/X86/reorder-reused-masked-gather2.ll
+22-4mlir/lib/Dialect/Vector/IR/VectorOps.cpp
+26-0llvm/test/Transforms/Attributor/phi_bug_pointer_info.ll
+26-0llvm/test/Other/spirv-sim/simple-bad-result.spv
+26-0llvm/lib/Support/VirtualFileSystem.cpp
+13-13llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
+24-2llvm/lib/Target/PowerPC/PPCISelLowering.cpp
+15-11lldb/source/Commands/CommandObjectSource.cpp
+25-1llvm/lib/ProfileData/InstrProfCorrelator.cpp
+26-0flang/test/Driver/save-temps-use-module.f90
+17-9llvm/lib/Target/AArch64/AArch64Combine.td
+17-9flang/lib/Optimizer/Transforms/DebugTypeGenerator.cpp
+26-0libcxx/include/__fwd/byte.h
+26-0mlir/test/python/dialects/scf.py
+12-13offload/test/sanitizer/kernel_crash_many.c
+15-10clang/test/AST/ByteCode/references.cpp
+13-12compiler-rt/lib/ctx_profile/CtxInstrContextNode.h
+25-0libcxx/include/__cstddef/nullptr_t.h
+25-0libcxx/include/__cstddef/ptrdiff_t.h
+15-10lldb/source/Plugins/Process/elf-core/RegisterContextPOSIXCore_riscv64.cpp
+24-1flang/tools/f18/CMakeLists.txt
+22-3llvm/test/CodeGen/AMDGPU/wqm.mir
+25-0mlir/test/Dialect/Tosa/invalid.mlir
+25-0libcxx/include/__cstddef/size_t.h
+25-0lldb/test/API/lang/cpp/dynamic-value/a.h
+25-0llvm/include/llvm/Transforms/Instrumentation/PGOCtxProfFlattening.h
+25-0clang/lib/AST/ByteCode/InterpStack.cpp
+13-12llvm/include/llvm/ProfileData/CtxInstrContextNode.h
+22-3llvm/utils/TableGen/Basic/CodeGenIntrinsics.h
+25-0llvm/test/MachineVerifier/AMDGPU/verifier-pseudo-terminators.mir
+21-4utils/bazel/llvm-project-overlay/llvm/BUILD.bazel
+25-0flang/test/Fir/CUDA/cuda-allocate.fir
+18-7clang/test/CodeGenCXX/vtable-available-externally.cpp
+25-0llvm/lib/Target/AMDGPU/SIShrinkInstructions.h
+25-0llvm/cmake/platforms/WinMsvc.cmake
+25-0llvm/lib/SandboxIR/Type.cpp
+12-12clang/test/OpenMP/for_reduction_task_codegen.cpp
+12-12mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp
+0-24llvm/include/llvm/CodeGen/MachineDominanceFrontier.h
+12-12libcxx/test/benchmarks/variant_visit_3.bench.cpp
+12-12clang/test/OpenMP/target_task_affinity_codegen.cpp
+12-12clang/test/OpenMP/target_parallel_reduction_task_codegen.cpp
+24-0clang/lib/AST/Expr.cpp
+13-11llvm/test/Transforms/InstCombine/zext-phi.ll
+12-12clang/test/OpenMP/target_parallel_for_reduction_task_codegen.cpp
+24-0clang/test/SemaHLSL/WaveSize-sm6.6-6.5.hlsl
+12-12clang/test/OpenMP/parallel_reduction_task_codegen.cpp
+12-12llvm/utils/TableGen/DFAEmitter.cpp
+18-6llvm/test/CodeGen/AMDGPU/GlobalISel/atomicrmw_fmin.ll
+18-6llvm/test/CodeGen/AMDGPU/GlobalISel/atomicrmw_fmax.ll
+21-3lldb/include/lldb/Symbol/Type.h
+23-1clang/lib/Sema/SemaCoroutine.cpp
+12-12clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlsseg3e16.c
+12-12clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg4e16.c
+12-12clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg3e16.c
+23-1lld/wasm/Driver.cpp
+12-12clang/test/OpenMP/target_has_device_addr_codegen.cpp
+12-12clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlsseg4e16.c
+12-12clang/test/CodeGen/attr-counted-by.c
+24-0clang/test/ExtractAPI/attributed-typedef.m
+12-12clang/test/OpenMP/distribute_parallel_for_reduction_task_codegen.cpp
+24-0compiler-rt/test/profile/Linux/instrprof-debug-info-correlate-debuginfod.c
+12-12llvm/test/MC/Mips/eva/invalid_R6.s
+12-12clang/test/OpenMP/sections_reduction_task_codegen.cpp
+12-12clang/test/OpenMP/parallel_master_reduction_task_codegen.cpp
+24-0libc/hdr/types/sighandler_t.h
+17-7llvm/test/CodeGen/AArch64/GlobalISel/postlegalizer-lowering-build-vector-to-dup.mir
+12-12clang/test/OpenMP/parallel_sections_reduction_task_codegen.cpp
+12-12clang/test/OpenMP/parallel_for_reduction_task_codegen.cpp
+16-7llvm/lib/Transforms/Vectorize/LoopVectorizationLegality.cpp
+16-7llvm/include/llvm/Analysis/CtxProfAnalysis.h
+13-10clang/lib/Sema/HLSLExternalSemaSource.cpp
+23-0llvm/test/Analysis/DXILMetadataAnalysis/shaderModel-cs-val-ver-0.0.ll
+12-11clang/test/ParserHLSL/hlsl_is_rov_attr_error.hlsl
+16-7mlir/test/CAPI/llvm.c
+23-0llvm/test/Transforms/SampleProfile/Inputs/pseudo-probe-stale-profile-toplev-func.prof
+9-14llvm/test/CodeGen/X86/setcc-lowering.ll
+16-7llvm/include/llvm/Transforms/InstCombine/InstCombiner.h
+23-0clang/test/SemaTemplate/concepts-friends.cpp
+23-0llvm/test/Transforms/SandboxVectorizer/X86/no_implicit_float.ll
+12-11llvm/utils/TableGen/SearchableTableEmitter.cpp
+23-0llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
+21-2clang/test/CXX/drs/cwg16xx.cpp
+22-1clang/lib/Sema/AnalysisBasedWarnings.cpp
+0-23llvm/include/llvm/Transforms/IPO/SyntheticCountsPropagation.h
+23-0llvm/test/CodeGen/AMDGPU/hazard-recognizer-src-shared-base.ll
+23-0lld/MachO/Arch/ARM64.cpp
+21-2llvm/test/Analysis/TypeBasedAliasAnalysis/aggregates.ll
+23-0libc/hdr/types/stack_t.h
+15-8clang/lib/AST/ByteCode/Context.cpp
+22-0clang/test/CXX/drs/cwg14xx.cpp
+11-11flang/test/Lower/OpenMP/parallel-lastprivate-clause-scalar.f90
+11-11llvm/test/CodeGen/AArch64/abdu.ll
+22-0offload/include/Shared/Types.h
+16-6clang/lib/Sema/SemaInit.cpp
+11-11llvm/test/Transforms/InstCombine/phi.ll
+11-11llvm/test/Transforms/LoopVectorize/RISCV/vectorize-vp-intrinsics.ll
+22-0llvm/test/Other/spirv-sim/simple.spv
+18-4clang/lib/CodeGen/CGCall.h
+10-12llvm/test/Instrumentation/HWAddressSanitizer/RISCV/alloca.ll
+10-12llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
+11-11lldb/source/Plugins/ScriptInterpreter/Python/PythonDataObjects.cpp
+22-0libc/hdr/types/jmp_buf.h
+11-11llvm/test/CodeGen/AArch64/abdu-neg.ll
+22-0llvm/test/Analysis/ScalarEvolution/exit-count-non-strict.ll
+0-22llvm/test/MachineVerifier/verifier-implicit-virtreg-invalid-physreg-liveness.mir
+14-8clang/lib/AST/ByteCode/Opcodes.td
+12-10llvm/test/CodeGen/Thumb2/mve-masked-ldst.ll
+10-12llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-store-asm.ll
+11-11llvm/test/CodeGen/ARM/GlobalISel/arm-unsupported.ll
+12-10llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f32-rtn.ll
+22-0clang/lib/CodeGen/CGCall.cpp
+15-7flang/lib/Optimizer/Transforms/CufOpConversion.cpp
+21-0llvm/unittests/Target/RISCV/RISCVInstrInfoTest.cpp
+17-4flang/lib/Frontend/CompilerInvocation.cpp
+21-0flang/test/Lower/CUDA/cuda-data-transfer.cuf
+10-11llvm/test/CodeGen/AArch64/abds.ll
+11-10llvm/test/CodeGen/AArch64/abds-neg.ll
+0-21llvm/test/Bitcode/thinlto-synthetic-count-flag.ll
+21-0mlir/test/Dialect/Affine/scalrep.mlir
+10-11llvm/lib/Transforms/Scalar/SROA.cpp
+21-0llvm/test/MachineVerifier/AMDGPU/verifier-implicit-virtreg-invalid-physreg-liveness.mir
+19-2mlir/test/Dialect/GPU/invalid.mlir
+9-12llvm/test/CodeGen/PowerPC/pre-inc-disable.ll
+18-3clang/lib/AST/ByteCode/Function.cpp
+16-5clang/test/CXX/drs/cwg18xx.cpp
+13-8lldb/test/Shell/SymbolFile/DWARF/x86/type-definition-search.cpp
+19-2clang-tools-extra/docs/clang-tidy/checks/bugprone/casting-through-void.rst
+1-20clang/lib/CodeGen/CGExprAgg.cpp
+21-0llvm/include/llvm/ProfileData/SampleProfReader.h
+19-2llvm/test/CodeGen/RISCV/rvv/vector-interleave-store.ll
+16-4llvm/test/Transforms/InterleavedAccess/RISCV/interleaved-accesses.ll
+10-10flang/test/Lower/OpenMP/copyin.f90
+10-10llvm/test/Transforms/InstCombine/icmp-dom.ll
+3-17llvm/lib/Passes/PassBuilderPipelines.cpp
+18-2flang/lib/Lower/ConvertVariable.cpp
+13-7clang/include/clang/Basic/arm_fp16.td
+17-3llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
+20-0compiler-rt/lib/rtsan/rtsan_flags.inc
+12-8llvm/test/Transforms/SLPVectorizer/X86/remark-masked-loads-consecutive-loads-same-ptr.ll
+10-10llvm/test/Transforms/SLPVectorizer/X86/redux-feed-buildvector.ll
+14-6llvm/test/Transforms/SLPVectorizer/X86/pr47629.ll
+17-3llvm/include/llvm/IR/DerivedTypes.h
+13-7clang/test/SemaHLSL/parameter_modifiers.hlsl
+10-10llvm/lib/Support/AutoConvert.cpp
+13-7llvm/docs/AssignmentTracking.md
+14-6llvm/test/Transforms/SLPVectorizer/X86/pr47629-inseltpoison.ll
+10-10llvm/test/Transforms/SLPVectorizer/X86/horizontal.ll
+14-6llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fadd.v2bf16.ll
+13-7llvm/test/CodeGen/PowerPC/ppc64-P9-vabsd.ll
+10-10mlir/test/mlir-tblgen/op-python-bindings.td
+14-6llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fadd_nortn.ll
+18-2llvm/test/CodeGen/X86/vector-shuffle-combining.ll
+10-10llvm/test/CodeGen/RISCV/double-round-conv.ll
+14-6llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fadd_rtn.ll
+14-6compiler-rt/lib/rtsan/rtsan_context.h
+19-1libcxx/test/libcxx/type_traits/datasizeof.compile.pass.cpp
+20-0clang/test/SemaHLSL/WaveSize-invalid-profiles.hlsl
+0-20llvm/include/llvm/Analysis/DominanceFrontier.h
+8-12clang/test/SemaCXX/warn-thread-safety-analysis.cpp
+10-10flang/test/Lower/OpenMP/sections.f90
+20-0flang/test/Lower/CUDA/cuda-kernel-loop-directive.cuf
+13-7llvm/include/llvm/BinaryFormat/DXContainer.h
+20-0llvm/test/CodeGen/AMDGPU/memory-legalizer-global-volatile.ll
+20-0flang/runtime/numeric.cpp
+20-0clang/test/SemaCXX/attr-lifetimebound.cpp
+20-0flang/test/Semantics/smp-proc-ref.f90
+10-10lldb/source/Plugins/ScriptInterpreter/Lua/ScriptInterpreterLua.cpp
+11-9llvm/include/llvm/Support/FormatCommon.h
+16-4clang/include/clang/AST/Type.h
+14-6llvm/lib/Target/X86/X86FrameLowering.cpp
+10-10llvm/test/MC/Mips/mips1/invalid-mips2-wrong-error.s
+11-8clang/lib/Sema/SemaDeclCXX.cpp
+7-12llvm/utils/TableGen/Common/CodeGenDAGPatterns.cpp
+19-0clang/include/clang/Analysis/Analyses/UnsafeBufferUsage.h
+14-5clang/lib/Basic/Targets/PPC.cpp
+10-9mlir/tools/mlir-tblgen/AttrOrTypeDefGen.cpp
+19-0llvm/test/CodeGen/RISCV/rvv/reduce-vl-peephole.ll
+14-5llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.barrier.wait.ll
+19-0flang/test/Semantics/OpenMP/clause-order.f90
+0-19llvm/test/Transforms/SyntheticCountsPropagation/scc.ll
+11-8llvm/lib/Target/RISCV/RISCVInstrInfoXSf.td
+19-0llvm/test/Analysis/DXILMetadataAnalysis/shaderModel-cs.ll
+19-0llvm/docs/CommandGuide/llvm-profdata.rst
+17-2llvm/include/llvm/ADT/APInt.h
+4-15llvm/lib/Target/RISCV/RISCVInstrInfo.h
+19-0clang/test/SemaCXX/extern-c.cpp
+19-0lld/test/ELF/lto/time-trace.ll
+17-1clang/test/SemaCXX/builtins.cpp
+18-0llvm/test/CodeGen/AMDGPU/memory-legalizer-global-nontemporal.ll
+12-6mlir/lib/Dialect/Tensor/IR/TensorOps.cpp
+18-0llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg5e64.c
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg7e64.c
+18-0clang/test/Preprocessor/init-ppc64.c
+1-17llvm/lib/Transforms/Utils/FunctionImportUtils.cpp
+18-0clang/test/Preprocessor/init-ppc.c
+0-18llvm/include/llvm/LTO/SummaryBasedOptimizations.h
+10-8clang/lib/CodeGen/MicrosoftCXXABI.cpp
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg5e64.c
+7-11clang/lib/AST/ByteCode/Function.h
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg6e64.c
+4-14libcxx/test/benchmarks/lexicographical_compare_three_way.bench.cpp
+9-9clang/www/cxx_dr_status.html
+18-0llvm/test/Analysis/DXILMetadataAnalysis/dxilVer-1.0.ll
+18-0llvm/test/Analysis/DXILMetadataAnalysis/dxilVer-1.8.ll
+18-0llvm/test/Analysis/DXILMetadataAnalysis/shaderModel-as.ll
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg6e64.c
+18-0mlir/test/Conversion/TensorToSPIRV/tensor-ops-to-spirv.mlir
+18-0llvm/test/Analysis/DXILMetadataAnalysis/shaderModel-gs.ll
+9-9lldb/source/Host/posix/ConnectionFileDescriptorPosix.cpp
+18-0llvm/test/Analysis/DXILMetadataAnalysis/shaderModel-hs.ll
+18-0llvm/test/Analysis/DXILMetadataAnalysis/shaderModel-ms.ll
+8-10llvm/test/CodeGen/X86/load-scalar-as-vector.ll
+17-1clang/lib/Serialization/ASTReaderStmt.cpp
+18-0llvm/test/Analysis/DXILMetadataAnalysis/shaderModel-ps.ll
+18-0llvm/test/Analysis/DXILMetadataAnalysis/shaderModel-vs.ll
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlseg8e64.c
+0-18llvm/test/MachineVerifier/writelane_m0.mir
+18-0llvm/test/CodeGen/AMDGPU/memory-legalizer-private-nontemporal.ll
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg7e64.c
+18-0llvm/test/Bitcode/intrinsics-struct-upgrade-attributes.ll
+10-8llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp
+9-9mlir/lib/Target/LLVMIR/DebugTranslation.h
+9-9offload/plugins-nextgen/common/include/PluginInterface.h
+18-0llvm/test/CodeGen/WinEH/wineh-empty-seh-scope.ll
+12-6mlir/lib/Target/LLVMIR/DebugImporter.cpp
+18-0llvm/test/CodeGen/WebAssembly/half-precision.ll
+6-12llvm/test/CodeGen/AMDGPU/fix-wwm-vgpr-copy.ll
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg5e16.c
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg6e16.c
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg7e16.c
+2-16clang/lib/AST/ByteCode/ByteCodeEmitter.cpp
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/vlsseg8e64.c
+9-9clang/test/Driver/Ofast.c
+8-10llvm/test/CodeGen/Thumb2/mve-pred-spill.ll
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlseg8e16.c
+12-6llvm/test/CodeGen/AMDGPU/flat-scratch.ll
+12-6llvm/include/llvm/Analysis/TargetTransformInfoImpl.h
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlsseg5e16.c
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlsseg6e16.c
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlsseg7e16.c
+9-9clang/test/CodeGen/RISCV/rvv-intrinsics-autogenerated/non-policy/overloaded/bfloat16/vlsseg8e16.c
+18-0clang/test/AST/ByteCode/codegen.cpp
+10-8libc/cmake/modules/LLVMLibCCompileOptionRules.cmake
+9-8llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.cpp
+17-0llvm/include/llvm/IR/IntrinsicsAMDGPU.td
+14-3llvm/test/CodeGen/AMDGPU/lower-module-lds-zero-size-arr.ll
+11-6clang/lib/AST/ByteCode/MemberPointer.h
+12-5clang/test/ParserHLSL/hlsl_is_rov_attr.hlsl
+8-9llvm/include/llvm/IR/ModuleSummaryIndexYAML.h
+0-17llvm/test/MachineVerifier/undef-virt-reg-nonentry-block.mir
+8-9offload/test/sanitizer/kernel_crash.c
+17-0clang/include/clang/AST/PropertiesBase.td
+12-5clang/test/SemaHLSL/resource_binding_attr_error_udt.hlsl
+16-1clang/lib/AST/ItaniumMangle.cpp
+16-1llvm/lib/Object/Minidump.cpp
+16-1clang/lib/AST/DeclCXX.cpp
+17-0flang/test/Lower/OpenACC/acc-declare.f90
+17-0llvm/include/llvm/IR/DiagnosticInfo.h
+17-0mlir/unittests/IR/AffineExprTest.cpp
+15-2clang/include/clang/Driver/Multilib.h
+11-6llvm/lib/TableGen/DetailedRecordsBackend.cpp
+17-0clang/unittests/Driver/SimpleDiagnosticConsumer.h
+16-1clang/test/Driver/debug-options-as.c
+7-10clang/include/clang/Basic/arm_neon_incl.td
+14-3llvm/test/CodeGen/AMDGPU/materialize-frame-index-sgpr.ll
+9-8clang/test/ParserHLSL/hlsl_resource_handle_attrs.hlsl
+17-0mlir/include/mlir/Dialect/SparseTensor/Transforms/Passes.td
+8-9lldb/source/API/SBBreakpointName.cpp
+8-8llvm/test/CodeGen/AArch64/icmp.ll
+16-0llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp
+8-8llvm/test/CodeGen/X86/pr5145.ll
+8-8mlir/test/Dialect/ArmSME/invalid.mlir
+16-0llvm/lib/Target/SPIRV/SPIRVISelLowering.cpp
+0-16llvm/test/MachineVerifier/undef-should-only-be-set-on-subreg-defs.mir
+16-0llvm/test/MachineVerifier/AMDGPU/undef-virt-reg-nonentry-block.mir
+16-0llvm/test/CodeGen/AMDGPU/memory-legalizer-local-nontemporal.ll
+16-0clang/test/CXX/drs/cwg563.cpp
+8-8libcxx/test/benchmarks/formatter_int.bench.cpp
+16-0flang/test/Lower/CUDA/cuda-devptr.cuf
+8-8llvm/test/Transforms/LoopVectorize/PowerPC/widened-massv-vfabi-attr.ll
+11-5llvm/docs/HowToUpdateDebugInfo.rst
+8-8compiler-rt/lib/sanitizer_common/sanitizer_internal_defs.h
+6-10clang/lib/CodeGen/CGClass.cpp
+8-8offload/DeviceRTL/src/State.cpp
+16-0llvm/lib/Target/AMDGPU/SIInstructions.td
+9-7llvm/lib/CodeGen/MachinePipeliner.cpp
+6-10llvm/lib/Analysis/IRSimilarityIdentifier.cpp
+16-0clang/lib/AST/TextNodeDumper.cpp
+8-8llvm/test/MC/Mips/mips64r6/invalid-mips3-wrong-error.s
+9-7llvm/test/CodeGen/X86/vec_shift5.ll
+14-2llvm/lib/CodeGen/AsmPrinter/DwarfFile.cpp
+10-6llvm/test/CodeGen/RISCV/rvv/fixed-vectors-llrint.ll
+16-0llvm/test/MachineVerifier/AMDGPU/writelane_m0.mir
+11-5mlir/test/Target/LLVMIR/omptarget-llvm.mlir
+2-14libcxx/include/__config
+16-0clang/test/Analysis/nullptr.cpp
+8-8llvm/unittests/Target/WebAssembly/WebAssemblyExceptionInfoTest.cpp
+8-8llvm/test/Transforms/LoopVectorize/induction.ll
+8-8llvm/test/CodeGen/NVPTX/atomics-sm70.ll
+14-2llvm/include/llvm/Analysis/DXILMetadataAnalysis.h
+4-12clang/lib/Frontend/FrontendActions.cpp
+8-8clang/test/CodeGen/PowerPC/ppc-xmmintrin.c
+12-4clang/include/clang/Sema/SemaARM.h
+12-4llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fmax.f32.ll
+7-9llvm/utils/UpdateTestChecks/common.py
+12-4llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fmin.f32.ll
+10-6cmake/Modules/HandleCompilerRT.cmake
+8-8mlir/tools/mlir-tblgen/RewriterGen.cpp
+16-0llvm/test/Analysis/ScalarEvolution/predicated-symbolic-max-backedge-taken-count.ll
+15-1mlir/test/Transforms/buffer-results-to-out-params-elim.mlir
+16-0llvm/test/CodeGen/AMDGPU/memory-legalizer-private-volatile.ll
+12-4llvm/lib/Support/SmallVector.cpp
+9-6lldb/source/API/SBError.cpp
+7-8lldb/source/Expression/REPL.cpp
+11-4llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
+8-7mlir/lib/Tools/PDLL/Parser/Parser.cpp
+7-8llvm/test/CodeGen/X86/pr44915.ll
+15-0flang/test/Lower/CUDA/cuda-allocatable.cuf
+14-1lldb/test/API/lang/cpp/dynamic-value/TestDynamicValue.py
+11-4llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
+8-7llvm/test/Transforms/SLPVectorizer/AArch64/vec3-reorder-reshuffle.ll
+2-13llvm/utils/git/pre-push.py
+14-1llvm/include/llvm/SandboxIR/Tracker.h
+9-6llvm/test/CodeGen/BPF/atomics.ll
+15-0llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp
+12-3clang-tools-extra/clang-tidy/misc/UnconventionalAssignOperatorCheck.cpp
+15-0llvm/test/CodeGen/RISCV/rvv/reduce-vl-peephole.mir
+8-7flang/lib/Semantics/check-omp-structure.cpp
+15-0llvm/lib/Transforms/IPO/ArgumentPromotion.cpp
+4-11mlir/tools/tblgen-to-irdl/OpDefinitionsGen.cpp
+8-7llvm/lib/Target/AMDGPU/AMDGPULowerModuleLDSPass.cpp
+13-2clang/test/AST/ByteCode/ms.cpp
+13-2lldb/include/lldb/Host/Socket.h
+8-7clang/lib/CodeGen/CodeGenTypes.cpp
+5-10lldb/source/API/SBFile.cpp
+13-2llvm/lib/Target/SPIRV/SPIRVPreLegalizer.cpp
+15-0flang/include/flang/Runtime/numeric.h
+15-0llvm/test/Analysis/CtxProfAnalysis/json_equals.py
+9-6clang/lib/AST/ByteCode/DynamicAllocator.cpp
+15-0llvm/test/MachineVerifier/AMDGPU/undef-should-only-be-set-on-subreg-defs.mir
+8-7libc/utils/HdrGen/Generator.cpp
+7-8llvm/lib/Target/RISCV/RISCVSchedSiFive7.td
+8-7mlir/tools/mlir-tblgen/OmpOpGen.cpp
+10-5llvm/test/CodeGen/AMDGPU/indirect-call-known-callees.ll
+1-14compiler-rt/lib/rtsan/rtsan_stack.cpp
+6-9llvm/include/llvm/XRay/Graph.h
+0-14llvm/test/MC/AVR/modifiers.s
+14-0mlir/lib/Dialect/Tosa/IR/TosaOps.cpp
+2-12llvm/test/CodeGen/AMDGPU/cse-convergent.ll
+1-13llvm/utils/TableGen/Common/GlobalISel/PatternParser.cpp
+14-0llvm/test/Transforms/SLPVectorizer/empty-struct.ll
+0-14llvm/test/Instrumentation/HWAddressSanitizer/attrinfer.ll
+11-3llvm/lib/Target/X86/MCTargetDesc/X86ATTInstPrinter.cpp
+7-7llvm/include/llvm/Support/AutoConvert.h
+14-0llvm/test/Analysis/Lint/noalias-null.ll
+11-3llvm/lib/Target/X86/MCTargetDesc/X86IntelInstPrinter.cpp
+6-8mlir/lib/Conversion/MathToROCDL/MathToROCDL.cpp
+9-5lldb/unittests/Utility/StatusTest.cpp
+14-0llvm/lib/IR/TypeFinder.cpp
+7-7llvm/test/Transforms/PhaseOrdering/AArch64/constraint-elimination-placement.ll
+14-0lldb/test/API/functionalities/postmortem/elf-core/main_fpr.c
+7-7llvm/lib/Target/AArch64/AArch64InstrFormats.td
+7-7compiler-rt/test/lsan/TestCases/use_registers.cpp
+6-8llvm/test/CodeGen/X86/vector-reduce-fmax-nnan.ll
+8-6llvm/lib/IR/Function.cpp
+7-7libc/spec/stdc.td
+0-14llvm/test/MachineVerifier/undef-virt-reg-entry-block.mir
+14-0llvm/test/CodeGen/AMDGPU/memory-legalizer-local-volatile.ll
+7-7llvm/test/MC/Mips/mips32r6/invalid-mips1-wrong-error.s
+14-0llvm/lib/CodeGen/ValueTypes.cpp
+14-0llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
+7-7lldb/source/Plugins/Platform/MacOSX/objcxx/PlatformiOSSimulatorCoreSimulatorSupport.mm
+9-5clang/include/clang/Basic/DiagnosticASTKinds.td
+14-0llvm/test/TableGen/intrinsic-prefix-error.td
+11-3clang/lib/Sema/SemaExprCXX.cpp
+8-6llvm/test/CodeGen/AArch64/fixed-vector-interleave.ll
+8-6flang/test/Lower/OpenMP/target.f90
+8-6lldb/tools/lldb-server/lldb-gdbserver.cpp
+7-7llvm/test/Transforms/LoopVectorize/AArch64/sve-tail-folding-option.ll
+13-0llvm/lib/Transforms/IPO/DeadArgumentElimination.cpp
+13-0llvm/test/MachineVerifier/AMDGPU/undef-virt-reg-entry-block.mir
+10-3mlir/lib/Dialect/SparseTensor/Transforms/SparsificationAndBufferizationPass.cpp
+13-0llvm/lib/Transforms/IPO/OpenMPOpt.cpp
+0-13llvm/lib/Transforms/Instrumentation/Instrumentation.cpp
+0-13llvm/test/LTO/AMDGPU/gpu-rdc-amdgpu-attrs.ll
+7-6lldb/source/API/SBValueList.cpp
+7-6llvm/test/Analysis/CtxProfAnalysis/load.ll
+13-0mlir/test/Dialect/LLVMIR/constant-folding.mlir
+13-0clang/lib/ExtractAPI/DeclarationFragments.cpp
+10-3libcxx/include/__math/traits.h
+13-0mlir/test/Dialect/Tensor/canonicalize.mlir
+7-6llvm/lib/Target/LoongArch/MCTargetDesc/LoongArchMatInt.cpp
+7-6llvm/test/CodeGen/ARM/cmpxchg.mir
+9-4mlir/lib/Dialect/Tensor/Transforms/PackAndUnpackPatterns.cpp
+7-6llvm/test/CodeGen/Thumb2/cmpxchg.mir
+13-0lldb/test/API/lang/cpp/dynamic-value/anonymous-b.cpp
+7-6clang/include/clang/Analysis/Analyses/UnsafeBufferUsageGadgets.def
+0-13llvm/lib/Target/ARM/ARMBaseInstrInfo.h
+8-5libc/cmake/modules/LLVMLibCTestRules.cmake
+13-0clang/test/CodeGenCoroutines/Inputs/utility.h
+6-7offload/test/sanitizer/kernel_crash_single.c
+0-13llvm/include/llvm/ADT/SmallVector.h
+7-6llvm/test/CodeGen/AArch64/neon-perm.ll
+7-6llvm/lib/Target/AMDGPU/AMDGPUAttributor.cpp
+11-2flang/lib/Optimizer/Builder/Runtime/Numeric.cpp
+13-0clang/lib/Serialization/ASTWriterStmt.cpp
+11-2openmp/runtime/src/z_Linux_util.cpp
+12-1flang/include/flang/Optimizer/Builder/Runtime/RTBuilder.h
+12-1mlir/lib/Dialect/GPU/IR/GPUDialect.cpp
+6-7llvm/lib/DebugInfo/DWARF/DWARFDie.cpp
+13-0llvm/test/CodeGen/DirectX/wave_is_first_lane.ll
+8-4flang/test/Preprocessing/pp134.F90
+12-0llvm/include/llvm/Transforms/Utils/Cloning.h
+12-0llvm/utils/lit/tests/shtest-glob.py
+9-3llvm/lib/Target/AMDGPU/SIModeRegister.cpp
+12-0llvm/test/CodeGen/RISCV/rvv/vmv.v.v-peephole.ll
+0-12libc/config/darwin/arm/entrypoints.txt
+6-6llvm/lib/ObjectYAML/DXContainerYAML.cpp
+8-4llvm/test/ObjectYAML/DXContainer/PSVv3-hull.yaml
+9-3clang/lib/AST/ByteCode/Compiler.h
+8-4llvm/test/ObjectYAML/DXContainer/PSVv3-geometry.yaml
+6-6clang/test/OpenMP/master_taskloop_reduction_codegen.cpp
+4-8llvm/test/MC/Mips/target-soft-float.s
+8-4llvm/test/ObjectYAML/DXContainer/PSVv3-domain.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv3-compute.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv3-amplification.yaml
+10-2llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
+8-4llvm/test/ObjectYAML/DXContainer/PSVv2-vertex.yaml
+6-6llvm/test/MC/Mips/mips2/invalid-mips3-wrong-error.s
+8-4llvm/test/ObjectYAML/DXContainer/PSVv2-pixel.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv2-mesh.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv2-hull.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv2-geometry.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv2-domain.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv2-compute.yaml
+6-6clang/test/CodeGenCXX/for-range.cpp
+6-6llvm/test/CodeGen/AArch64/frem.ll
+9-3clang/lib/Driver/ToolChains/PS4CPU.cpp
+6-6llvm/test/CodeGen/AArch64/isinf.ll
+6-6llvm/test/CodeGen/AArch64/fptrunc.ll
+12-0mlir/test/Dialect/Vector/linearize.mlir
+6-6llvm/test/CodeGen/AArch64/fpowi.ll
+12-0clang/include/clang/Basic/Builtins.td
+6-6clang/test/CodeGen/ms-intrinsics.c
+12-0lldb/test/API/functionalities/process_save_core_minidump/TestProcessSaveCoreMinidump.py
+12-0lldb/test/API/functionalities/data-formatter/data-formatter-stl/generic/optional/TestDataFormatterGenericOptional.py
+12-0clang/test/SemaCXX/cxx2c-pack-indexing.cpp
+5-7lldb/source/Target/Target.cpp
+6-6llvm/test/CodeGen/AArch64/neon-compare-instructions.ll
+12-0flang/test/Driver/fno-openmp.f90
+3-9llvm/test/CodeGen/RISCV/double-arith.ll
+9-3clang/lib/StaticAnalyzer/Core/ExprEngine.cpp
+8-4llvm/tools/llc/NewPMDriver.cpp
+6-6clang/test/OpenMP/parallel_master_taskloop_reduction_codegen.cpp
+12-0clang/test/CXX/drs/cwg19xx.cpp
+7-5llvm/test/CodeGen/AArch64/GlobalISel/legalize-shuffle-vector-widen-crash.ll
+6-6llvm/lib/Target/AMDGPU/AMDGPU.h
+12-0clang/test/Lexer/has_feature_realtime_sanitizer.cpp
+6-6clang/test/OpenMP/parallel_master_taskloop_simd_reduction_codegen.cpp
+12-0clang/test/Modules/pr107673.cppm
+5-7llvm/test/CodeGen/RISCV/double-imm.ll
+12-0llvm/test/Assembler/target-type-param-errors.ll
+6-6llvm/test/MC/Mips/mips64r6/invalid-mips1-wrong-error.s
+6-6clang/test/CodeGen/PowerPC/ppc-emmintrin.c
+12-0llvm/lib/Target/RISCV/RISCVInstrFormats.td
+6-6offload/DeviceRTL/CMakeLists.txt
+9-3mlir/lib/Dialect/Tosa/Utils/ConversionUtils.cpp
+2-10llvm/test/CodeGen/AMDGPU/set-inactive-wwm-overwrite.ll
+6-6clang/test/OpenMP/taskloop_simd_reduction_codegen.cpp
+7-5llvm/test/Transforms/JumpThreading/pr22086.ll
+8-4llvm/test/Transforms/InstCombine/phi-known-bits-operand-order.ll
+6-6clang/test/OpenMP/taskloop_reduction_codegen.cpp
+6-6compiler-rt/lib/profile/InstrProfilingFile.c
+10-2clang/cmake/caches/Release.cmake
+6-6llvm/test/Transforms/Attributor/IPConstantProp/return-constants.ll
+3-9libcxx/test/benchmarks/format.bench.cpp
+8-4llvm/test/ObjectYAML/DXContainer/PSVv2-amplification.yaml
+3-9libcxx/test/benchmarks/formatted_size.bench.cpp
+12-0llvm/test/Analysis/CtxProfAnalysis/flatten-always-removes-instrumentation.ll
+6-6clang/test/OpenMP/parallel_reduction_codegen.cpp
+5-7clang/include/clang/Basic/TargetCXXABI.def
+6-6clang/test/OpenMP/master_taskloop_simd_reduction_codegen.cpp
+11-1llvm/test/Transforms/ArgumentPromotion/2008-02-01-ReturnAttrs.ll
+6-6llvm/lib/Transforms/Utils/SimplifyCFG.cpp
+6-6mlir/tools/mlir-tblgen/OpInterfacesGen.cpp
+6-6llvm/test/CodeGen/AArch64/fpow.ll
+2-10llvm/lib/CodeGen/TargetLoweringBase.cpp
+8-4llvm/test/ObjectYAML/DXContainer/PSVv3-vertex.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv3-pixel.yaml
+8-4llvm/test/ObjectYAML/DXContainer/PSVv3-mesh.yaml
+11-1clang/include/clang/Driver/Types.def
+7-4llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp
+11-0llvm/test/CodeGen/DirectX/sin_vector_error.ll
+11-0lldb/include/lldb/Host/common/TCPSocket.h
+3-8llvm/utils/TableGen/GlobalISelCombinerEmitter.cpp
+5-6llvm/utils/TableGen/DecoderEmitter.cpp
+4-7llvm/lib/IR/ModuleSummaryIndex.cpp
+11-0clang/test/Driver/aix-print-runtime-dir.c
+7-4clang/lib/Analysis/ThreadSafety.cpp
+4-7mlir/include/mlir/Dialect/Transform/IR/TransformDialect.h
+6-5clang/lib/Tooling/DependencyScanning/ModuleDepCollector.cpp
+6-5llvm/test/MC/Mips/micromips32r6/invalid-wrong-error.s
+6-5clang/test/CXX/expr/expr.const/p2-0x.cpp
+11-0clang/lib/AST/ByteCode/Pointer.cpp
+11-0clang/test/Sema/attr-btf_type_tag.cpp
+8-3llvm/unittests/Object/MinidumpTest.cpp
+10-1llvm/tools/llc/llc.cpp
+10-1llvm/test/Transforms/DeadArgElim/2007-12-20-ParamAttrs.ll
+1-10lld/COFF/Chunks.cpp
+7-4libcxx/test/std/containers/views/mdspan/layout_stride/deduction.pass.cpp
+11-0mlir/test/Transforms/test-legalizer.mlir
+11-0compiler-rt/test/rtsan/unrecognized_flags.cpp
+11-0clang/test/SemaHLSL/Types/Traits/IsIntangibleTypeErrors.hlsl
+10-1clang/include/clang/Driver/Options.td
+11-0llvm/lib/Target/X86/MCTargetDesc/X86InstPrinterCommon.cpp
+11-0llvm/test/Transforms/SandboxVectorizer/boilerplate.ll
+5-5flang/unittests/Runtime/Transformational.cpp
+9-1compiler-rt/lib/rtsan/tests/CMakeLists.txt
+9-1compiler-rt/lib/scudo/standalone/common.cpp
+5-5mlir/lib/Conversion/ArmSMEToSCF/ArmSMEToSCF.cpp
+10-0flang/lib/Lower/Mangler.cpp
+10-0mlir/lib/AsmParser/AsmParserImpl.h
+5-5clang/test/SemaHLSL/resource_binding_attr_error_resource.hlsl
+10-0flang/test/CMakeLists.txt
+5-5flang/test/Lower/OpenMP/parallel-wsloop-lastpriv.f90
+10-0clang-tools-extra/test/clang-tidy/checkers/misc/unconventional-assign-operator-cxx23.cpp
+5-5llvm/test/Transforms/SLPVectorizer/X86/slp-fma-loss.ll
+5-5llvm/test/Transforms/SLPVectorizer/AMDGPU/reduction.ll
+3-7llvm/test/Transforms/SCCP/pointer-nonnull.ll
+4-6llvm/test/Transforms/InstCombine/sink_to_unreachable.ll
+5-5clang/test/OpenMP/taskloop_simd_in_reduction_codegen.cpp
+5-5clang/test/OpenMP/taskloop_in_reduction_codegen.cpp
+5-5clang/test/OpenMP/taskgroup_task_reduction_codegen.cpp
+5-5clang/test/OpenMP/task_in_reduction_codegen.cpp
+5-5clang/lib/CodeGen/CGCXXABI.h
+1-9libcxx/test/libcxx/transitive_includes/cxx11.csv
+1-9libcxx/test/libcxx/transitive_includes/cxx14.csv
+1-9libcxx/test/libcxx/transitive_includes/cxx17.csv
+1-9libcxx/test/libcxx/transitive_includes/cxx20.csv
+5-5clang/test/OpenMP/target_in_reduction_codegen.cpp
+5-5clang/test/OpenMP/target_data_use_device_addr_codegen.cpp
+7-3llvm/test/CodeGen/AMDGPU/v_swap_b16.ll
+5-5clang/include/clang/Serialization/ModuleFile.h
+2-8clang/lib/APINotes/APINotesWriter.cpp
+5-5llvm/test/MC/Mips/mips2/invalid-mips4-wrong-error.s
+5-5clang/test/OpenMP/master_taskloop_simd_in_reduction_codegen.cpp
+5-5clang/test/OpenMP/master_taskloop_in_reduction_codegen.cpp
+10-0lld/MachO/Target.h
+6-4llvm/test/MC/Mips/cnmips/invalid-wrong-error.s
+5-5lldb/source/API/SBSourceManager.cpp
+5-5lldb/source/Commands/CommandObjectMemoryTag.cpp
+4-6llvm/test/CodeGen/X86/vector-reduce-fmin-nnan.ll
+5-5lldb/source/Host/common/NativeProcessProtocol.cpp
+5-5lldb/source/Plugins/Process/Utility/NativeRegisterContextDBReg_arm64.cpp
+7-3lldb/source/Plugins/ScriptInterpreter/Python/Interfaces/ScriptedPythonInterface.h
+5-5lldb/source/Plugins/ScriptInterpreter/Python/ScriptInterpreterPython.cpp
+3-7clang/test/Driver/ps5-sdk-root.c
+5-5llvm/test/CodeGen/Thumb2/mve-satmul-loops.ll
+3-7clang/lib/AST/OpenMPClause.cpp
+4-6clang-tools-extra/clang-tidy/tool/run-clang-tidy.py
+6-4clang/lib/AST/Type.cpp
+7-3llvm/include/llvm/IR/DataLayout.h
+7-3clang/lib/Parse/ParseDeclCXX.cpp
+5-5llvm/include/llvm/TableGen/DirectiveEmitter.h
+10-0llvm/lib/Analysis/VectorUtils.cpp
+0-10llvm/lib/BinaryFormat/DXContainer.cpp
+9-1llvm/lib/CodeGen/CodeGenCommonISel.cpp
+4-6llvm/lib/CodeGen/LiveDebugVariables.cpp
+5-5llvm/test/CodeGen/BPF/xadd_legal.ll
+10-0llvm/lib/ExecutionEngine/RuntimeDyld/RuntimeDyldCOFF.cpp
+10-0llvm/lib/ExecutionEngine/RuntimeDyld/RuntimeDyldImpl.h
+10-0llvm/lib/SandboxIR/Tracker.cpp
+5-5llvm/lib/Support/InitLLVM.cpp
+10-0mlir/test/Target/LLVMIR/rocdl.mlir
+4-6llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td
+8-2llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
+4-6clang/test/AST/HLSL/RWBuffer-AST.hlsl
+3-7llvm/lib/Target/ARM/ARMMachineFunctionInfo.h
+5-5mlir/tools/mlir-tblgen/OpGenHelpers.cpp
+5-5llvm/test/CodeGen/RISCV/rvv/fixed-vectors-load.ll
+5-5llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
+1-9llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
+7-3llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.atomic.fadd.v2bf16.ll
+10-0llvm/lib/Transforms/InstCombine/InstCombineShifts.cpp
+5-5llvm/test/Analysis/CtxProfAnalysis/full-cycle.ll
+10-0llvm/test/Assembler/atomic.ll
+5-5llvm/test/CodeGen/AArch64/llvm.exp10.ll
+3-7llvm/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll
+8-2llvm/test/CodeGen/AMDGPU/callee-special-input-sgprs-fixed-abi.ll
+5-5offload/test/sanitizer/free_wrong_ptr_kind.c
+4-5mlir/include/mlir/Transforms/DialectConversion.h
+8-1clang/lib/Sema/SemaConcept.cpp
+3-6flang/test/Lower/OpenMP/task2.f90
+9-0clang/test/SemaCXX/cxx23-assume.cpp
+6-3lld/wasm/SymbolTable.cpp
+3-6clang/lib/Sema/SemaDeclAttr.cpp
+4-5llvm/lib/CodeGen/InitUndef.cpp
+5-4clang/lib/Driver/ToolChains/BareMetal.cpp
+9-0mlir/lib/Transforms/Utils/RegionUtils.cpp
+8-1mlir/test/Target/LLVMIR/llvmir.mlir
+4-5offload/test/sanitizer/kernel_crash_async.c
+0-9llvm/include/llvm/CodeGen/TargetInstrInfo.h
+7-2compiler-rt/lib/rtsan/rtsan.cpp
+7-2clang/lib/AST/ByteCode/Pointer.h
+5-4clang/lib/CodeGen/CGHLSLRuntime.cpp
+5-4lldb/source/API/SBFrame.cpp
+8-1llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp
+9-0clang/include/clang/Basic/BuiltinsWebAssembly.def
+5-4llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f32-no-rtn.ll
+7-2flang/runtime/numeric-templates.h
+9-0clang/lib/Sema/SemaX86.cpp
+9-0flang/test/Driver/fopenmp.f90
+3-6llvm/test/CodeGen/RISCV/float-bitmanip-dagcombines.ll
+1-8libcxx/test/libcxx/transitive_includes/cxx26.csv
+1-8libcxx/test/libcxx/transitive_includes/cxx23.csv
+5-4libcxx/include/__fwd/array.h
+5-4llvm/lib/Analysis/TypeBasedAliasAnalysis.cpp
+9-0mlir/test/Conversion/AMDGPUToROCDL/wmma-gfx12.mlir
+5-4llvm/test/Transforms/SLPVectorizer/X86/vec3-reorder-reshuffle.ll
+8-1compiler-rt/cmake/config-ix.cmake
+9-0llvm/lib/Target/DirectX/DXIL.td
+3-6llvm/test/CodeGen/RISCV/calling-conv-half.ll
+3-6flang/test/Lower/OpenMP/copyprivate2.f90
+5-4lldb/source/Core/ValueObjectConstResult.cpp
+5-4libcxx/include/string
+6-3clang/unittests/Driver/MultilibBuilderTest.cpp
+9-0llvm/include/llvm/IR/IRBuilder.h
+9-0llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp
+5-4clang/test/Analysis/lifetime-extended-regions.cpp
+4-5llvm/include/llvm/Transforms/Utils/SSAUpdaterImpl.h
+8-1llvm/lib/Bitcode/Writer/BitcodeWriter.cpp
+9-0llvm/include/llvm/SandboxIR/SandboxIRValues.def
+4-5mlir/lib/TableGen/Pattern.cpp
+8-1llvm/include/llvm/Support/TargetOpcodes.def
+0-9compiler-rt/lib/builtins/fp_lib.h
+7-2flang/lib/Semantics/resolve-names.cpp
+8-1compiler-rt/lib/nsan/nsan.cpp
+4-5offload/test/sanitizer/kernel_trap_many.c
+4-5llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/calling-conv-half.ll
+9-0lldb/unittests/Process/gdb-remote/GDBRemoteCommunicationClientTest.cpp
+7-1llvm/utils/gn/secondary/libcxx/include/BUILD.gn
+6-2llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp
+4-4clang/test/OpenMP/irbuilder_for_unsigned_static_chunked.c
+7-1lld/include/lld/Common/CommonLinkerContext.h
+7-1clang/lib/Sema/SemaOverload.cpp
+4-4llvm/lib/Support/Unix/Path.inc
+4-4llvm/lib/Target/X86/X86CallingConv.td
+6-2lld/ELF/InputFiles.cpp
+8-0llvm/utils/lit/tests/Inputs/shtest-glob/lit.cfg
+3-5mlir/lib/Dialect/LLVMIR/Transforms/DIScopeForLLVMFuncOp.cpp
+4-4llvm/unittests/ProfileData/PGOCtxProfReaderWriterTest.cpp
+4-4llvm/lib/Passes/PassBuilder.cpp
+4-4llvm/test/CodeGen/BPF/adjust-opt-icmp1.ll
+4-4mlir/tools/mlir-tblgen/EnumsGen.cpp
+4-4clang/include/clang/StaticAnalyzer/Checkers/Checkers.td
+2-6compiler-rt/test/asan/TestCases/leaks.cpp
+4-4libcxx/test/support/archetypes.h
+6-2libcxx/test/std/language.support/cmp/cmp.alg/strong_order.pass.cpp
+6-2llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
+4-4llvm/lib/IR/VectorBuilder.cpp
+5-3llvm/test/CodeGen/AMDGPU/machine-cse-ssa.mir
+7-1llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
+5-3clang/lib/CodeGen/CGCUDARuntime.h
+8-0llvm/lib/Transforms/Scalar/SCCP.cpp
+8-0llvm/test/Other/spirv-sim/lit.local.cfg
+4-4llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp
+8-0llvm/lib/Transforms/Utils/LowerAtomic.cpp
+8-0llvm/include/llvm/CodeGen/ValueTypes.h
+3-5llvm/test/CodeGen/AArch64/abs.ll
+4-4flang/test/Lower/OpenMP/parallel-wsloop.f90
+8-0llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-lastuse.ll
+4-4clang/test/OpenMP/target_map_member_expr_array_section_codegen.cpp
+8-0clang-tools-extra/docs/ReleaseNotes.rst
+4-4llvm/test/Transforms/Attributor/ArgumentPromotion/byval.ll
+4-4llvm/test/Transforms/Attributor/IPConstantProp/2009-09-24-byval-ptr.ll
+1-7libcxx/test/benchmarks/to_chars.bench.cpp
+3-5mlir/lib/Pass/Pass.cpp
+0-8llvm/unittests/Analysis/IVDescriptorsTest.cpp
+4-4clang/lib/Tooling/Refactoring/AtomicChange.cpp
+2-6llvm/test/CodeGen/Thumb2/mve-pred-loadstore.ll
+4-4llvm/test/CodeGen/RISCV/rvv/fixed-vectors-store.ll
+4-4openmp/docs/SupportAndFAQ.rst
+4-4llvm/test/Transforms/InstCombine/phi-select-constant.ll
+4-4offload/test/sanitizer/free_wrong_ptr_kind.cpp
+5-3llvm/test/Transforms/SCCP/loadtest2.ll
+4-4llvm/test/Transforms/SCCP/widening.ll
+4-4clang/lib/Format/TokenAnnotator.h
+2-6clang/test/Driver/ps4-sdk-root.c
+4-4llvm/lib/MC/MCRegisterInfo.cpp
+4-4llvm/test/Transforms/SLPVectorizer/X86/redux-feed-insertelement.ll
+4-4llvm/test/Transforms/SLPVectorizer/X86/reverse_extract_elements.ll
+6-2clang/test/Sema/static-assert.c
+7-1llvm/test/CodeGen/AArch64/GlobalISel/legalizer-info-validation.mir
+8-0clang/utils/TableGen/TableGen.cpp
+8-0llvm/lib/Target/AMDGPU/SIInstrInfo.td
+1-7lldb/source/Plugins/SymbolFile/DWARF/DWARFDIE.cpp
+4-4offload/CMakeLists.txt
+4-4libc/src/setjmp/arm/longjmp.cpp
+7-1lldb/source/Plugins/Process/minidump/RegisterContextMinidump_x86_64.h
+8-0lldb/source/Plugins/Process/minidump/RegisterContextMinidump_x86_64.cpp
+2-6clang/test/Modules/no-local-decl-in-reduced-bmi.cppm
+6-2lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunication.h
+8-0llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h
+4-4clang/test/OpenMP/bug60602.cpp
+2-6clang/test/AST/ByteCode/literals.cpp
+4-4lldb/source/Plugins/Platform/Android/AdbClient.cpp
+4-4compiler-rt/lib/sanitizer_common/sanitizer_symbolizer.h
+4-4lldb/source/Plugins/Instruction/RISCV/EmulateInstructionRISCV.cpp
+6-2llvm/test/CodeGen/AMDGPU/s-getpc-b64-remat.ll
+7-1llvm/include/llvm/TableGen/Error.h
+3-5llvm/test/CodeGen/X86/pr43507.ll
+4-4lldb/source/Expression/UserExpression.cpp
+8-0llvm/test/CodeGen/AMDGPU/memory-legalizer-global-lastuse.ll
+8-0clang/include/clang/AST/TypeLoc.h
+4-4clang/test/OpenMP/irbuilder_for_unsigned.c
+4-4clang/test/OpenMP/irbuilder_for_unsigned_auto.c
+4-4clang/test/OpenMP/irbuilder_for_unsigned_dynamic.c
+4-4clang/test/OpenMP/irbuilder_for_unsigned_dynamic_chunked.c
+8-0llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
+0-8flang/lib/Lower/OpenMP/DataSharingProcessor.h
+8-0llvm/test/Instrumentation/HWAddressSanitizer/mem-attr.ll
+7-1libcxx/include/CMakeLists.txt
+5-3compiler-rt/lib/sanitizer_common/sanitizer_redefine_builtins.h
+4-4llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h
+4-4clang/test/OpenMP/irbuilder_for_unsigned_runtime.c
+4-4lldb/unittests/Target/RemoteAwarePlatformTest.cpp
+7-0lld/wasm/Options.td
+7-0llvm/include/llvm/CodeGen/TargetLowering.h
+7-0llvm/lib/ExecutionEngine/RuntimeDyld/RuntimeDyldCOFF.h
+2-5clang/test/Modules/unreached-static-entities.cppm
+0-7clang/test/SemaCXX/sugar-common-types.cpp
+1-6clang/lib/CodeGen/CoverageMappingGen.cpp
+7-0llvm/utils/TableGen/Common/CodeGenTarget.h
+4-3clang/test/CodeGenOpenCL/atomics-cas-remarks-gfx90a.cl
+7-0libcxx/test/libcxx/numerics/c.math/constexpr-cxx23-clang.pass.cpp
+4-3llvm/test/CodeGen/RISCV/regalloc-last-chance-recoloring-failure.ll
+0-7llvm/test/CodeGen/DirectX/Metadata/shaderModel-cs.ll
+5-2llvm/test/CodeGen/MIR/AMDGPU/machine-function-info.ll
+3-4clang/lib/Frontend/InitPreprocessor.cpp
+7-0llvm/include/llvm/Target/Target.td
+0-7llvm/test/CodeGen/DirectX/Metadata/dxilVer-1.8.ll
+7-0flang/lib/Lower/OpenMP/Utils.cpp
+0-7llvm/test/CodeGen/DirectX/Metadata/shaderModel-ps.ll
+4-3llvm/lib/ExecutionEngine/Orc/ObjectLinkingLayer.cpp
+4-3llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp
+5-2llvm/include/llvm/IR/IntrinsicsDirectX.td
+0-7llvm/test/CodeGen/DirectX/Metadata/shaderModel-vs.ll
+3-4libc/src/setjmp/arm/setjmp.cpp
+3-4libcxx/test/libcxx/thread/thread.stoptoken/atomic_unique_lock.pass.cpp
+3-4llvm/test/CodeGen/X86/known-signbits-vector.ll
+4-3llvm/test/MC/AArch64/directive-cpu-err.s
+4-3mlir/tools/mlir-tblgen/OpGenHelpers.h
+0-7llvm/test/CodeGen/DirectX/Metadata/shaderModel-ms.ll
+7-0llvm/include/llvm/ProfileData/PGOCtxProfReader.h
+3-4llvm/test/CodeGen/RISCV/rvv/regalloc-fast-crash.ll
+4-3lldb/source/API/SBTarget.cpp
+3-4mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td
+0-7llvm/test/CodeGen/DirectX/Metadata/shaderModel-gs.ll
+3-4llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch-init.ll
+5-2llvm/include/llvm/Analysis/PtrUseVisitor.h
+4-3clang/test/FixIt/fixit-availability-maccatalyst.m
+7-0.github/workflows/libcxx-build-and-test.yaml
+0-7llvm/test/CodeGen/DirectX/Metadata/dxilVer-1.0.ll
+3-4llvm/test/CodeGen/X86/vec_insert-5.ll
+3-4llvm/lib/CodeGen/MachineOutliner.cpp
+3-4llvm/test/CodeGen/RISCV/float-intrinsics.ll
+0-7llvm/test/CodeGen/DirectX/Metadata/shaderModel-hs.ll
+6-1llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
+6-1flang/lib/Semantics/check-cuda.cpp
+4-3mlir/lib/Dialect/AMDGPU/IR/AMDGPUDialect.cpp
+7-0mlir/test/Target/Cpp/common-cpp.mlir
+4-3lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunicationServerPlatform.cpp
+0-7llvm/test/CodeGen/DirectX/Metadata/shaderModel-cs-val-ver-0.0.ll
+4-3clang/lib/Driver/ToolChains/OHOS.cpp
+0-7llvm/test/CodeGen/DirectX/Metadata/shaderModel-as.ll
+3-4mlir/tools/mlir-tblgen/DirectiveCommonGen.cpp
+2-4llvm/tools/opt/NewPMDriver.cpp
+4-2clang/lib/CodeGen/CGBuilder.h
+4-2clang/test/SemaCXX/cxx2c-placeholder-vars.cpp
+2-4clang/test/SemaCXX/eval-crashes.cpp
+5-1libc/utils/MPFRWrapper/CMakeLists.txt
+3-3offload/test/api/is_initial_device.c
+2-4llvm/utils/TableGen/DXILEmitter.cpp
+3-3llvm/test/CodeGen/AArch64/bswap.ll
+3-3llvm/utils/gn/build/BUILD.gn
+3-3flang/unittests/Runtime/Reduction.cpp
+3-3offload/test/sanitizer/double_free.c
+6-0flang/test/Parser/non-breaking-space.f90
+3-3flang/test/Lower/OpenMP/task.f90
+6-0llvm/docs/Extensions.rst
+3-3flang/test/Lower/OpenMP/parallel-wsloop-firstpriv.f90
+3-3flang/test/Lower/OpenMP/lastprivate-iv.f90
+3-3offload/test/sanitizer/free_host_ptr.c
+3-3flang/test/Lower/OpenMP/default-clause-byref.f90
+5-1mlir/include/mlir/Dialect/LLVMIR/LLVMEnums.td
+6-0llvm/cmake/modules/HandleLLVMOptions.cmake
+6-0mlir/include/mlir/IR/OpImplementation.h
+4-2flang/lib/Semantics/semantics.cpp
+6-0flang/lib/Semantics/check-io.cpp
+5-1flang/lib/Optimizer/Transforms/AddDebugInfo.cpp
+3-3mlir/lib/TableGen/CodeGenHelpers.cpp
+6-0clang/docs/Multilib.rst
+3-3mlir/lib/Conversion/ArithToArmSME/ArithToArmSME.cpp
+6-0flang/include/flang/Frontend/TargetOptions.h
+3-3flang/include/flang/Evaluate/integer.h
+0-6llvm/include/llvm/Transforms/InstCombine/InstCombine.h
+0-6clang/test/AST/ByteCode/weak.cpp
+3-3compiler-rt/test/nsan/vec_sqrt.cpp
+3-3llvm/lib/CodeGen/TargetPassConfig.cpp
+0-6llvm/lib/Target/ARM/ARMAsmPrinter.cpp
+2-4clang/docs/tools/generate_formatted_state.py
+5-1llvm/test/CodeGen/SPIRV/branching/OpSwitchBranches.ll
+3-3llvm/lib/IR/ConstantRange.cpp
+4-2llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h
+5-1llvm/test/CodeGen/SPIRV/branching/OpSwitchEmpty.ll
+5-1compiler-rt/lib/rtsan/CMakeLists.txt
+3-3clang/test/AST/ast-dump-default-init-json.cpp
+6-0lldb/test/API/lang/cpp/namespace/TestNamespace.py
+4-2clang/test/Driver/clang_f_opts.c
+3-3lldb/source/Target/StackFrame.cpp
+1-5llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
+1-5llvm/lib/Target/Hexagon/HexagonTfrCleanup.cpp
+3-3lldb/source/Target/Platform.cpp
+6-0llvm/lib/Target/LoongArch/LoongArchTargetTransformInfo.cpp
+4-2lldb/source/Plugins/SymbolFile/DWARF/DWARFASTParserClang.cpp
+3-3lldb/source/Plugins/ScriptInterpreter/Python/Interfaces/ScriptedProcessPythonInterface.cpp
+2-4llvm/lib/Target/PowerPC/PPCCallingConv.td
+6-0llvm/test/CodeGen/AMDGPU/memory-legalizer-private-lastuse.ll
+2-4clang/test/Modules/reduced-bmi-empty-module-purview.cppm
+6-0.github/workflows/release-binaries-save-stage/action.yml
+2-4llvm/test/CodeGen/X86/avx512-insert-extract.ll
+3-3lldb/source/Expression/LLVMUserExpression.cpp
+3-3clang/test/OpenMP/irbuilder_for_iterator.cpp
+3-3clang/test/OpenMP/irbuilder_for_rangefor.cpp
+5-1llvm/lib/Support/BLAKE3/CMakeLists.txt
+3-3lldb/source/Commands/CommandObjectStats.cpp
+0-6llvm/lib/Target/SPIRV/SPIRVGlobalRegistry.cpp
+4-2llvm/lib/Target/SPIRV/SPIRVInstrInfo.td
+3-3llvm/include/llvm/ProfileData/ProfileCommon.h
+3-3lldb/source/API/SBBreakpoint.cpp
+2-4lldb/packages/Python/lldbsuite/test/decorators.py
+6-0llvm/test/MC/AMDGPU/gfx12_asm_vimage_alias.s
+4-2lldb/bindings/interface/SBErrorDocstrings.i
+5-1llvm/include/llvm/ProfileData/InstrProfCorrelator.h
+6-0lld/test/wasm/Inputs/allow-multiple-definition.s
+6-0lld/MachO/OutputSegment.cpp
+5-1llvm/include/llvm/ObjectYAML/DXContainerYAML.h
+3-3llvm/test/MC/Mips/mips2/invalid-mips3.s
+3-3llvm/include/llvm/IR/VectorBuilder.h
+3-3llvm/lib/Target/X86/X86InstrUtils.td
+3-3llvm/test/CodeGen/BPF/objdump_atomics.ll
+6-0llvm/test/MC/SystemZ/fixups.s
+3-3offload/DeviceRTL/src/Tasking.cpp
+3-3offload/DeviceRTL/src/Workshare.cpp
+6-0utils/bazel/llvm_configs/config.h.cmake
+3-3mlir/lib/IR/AttrTypeSubElements.cpp
+1-5llvm/lib/LTO/ThinLTOCodeGenerator.cpp
+2-4llvm/include/llvm/IR/Function.h
+2-4llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
+3-3llvm/lib/Analysis/MLInlineAdvisor.cpp
+6-0llvm/include/llvm/Config/config.h.cmake
+3-3llvm/lib/Transforms/Instrumentation/PGOInstrumentation.cpp
+2-4llvm/lib/Transforms/Scalar/DFAJumpThreading.cpp
+4-2libcxx/test/std/containers/views/mdspan/layout_stride/static_requirements.pass.cpp
+6-0llvm/test/CodeGen/AMDGPU/llvm.amdgcn.atomic.cond.sub.ll
+4-2libcxx/test/std/containers/views/mdspan/layout_stride/properties.pass.cpp
+4-2libcxx/test/std/containers/views/mdspan/layout_stride/is_exhaustive_corner_case.pass.cpp
+5-1mlir/test/Target/LLVMIR/Import/instructions.ll
+4-2libcxx/test/std/containers/views/mdspan/layout_right/static_requirements.pass.cpp
+3-3clang/test/OpenMP/target_map_codegen_21.cpp
+2-4llvm/lib/Transforms/Utils/SimplifyIndVar.cpp
+4-2libcxx/test/std/containers/views/mdspan/layout_left/static_requirements.pass.cpp
+3-3clang/test/OpenMP/target_map_codegen_28.cpp
+0-6llvm/test/CodeGen/DirectX/Metadata/shaderModel-lib.ll
+2-4compiler-rt/lib/rtsan/rtsan.h
+3-3clang/test/CodeGen/catch-pointer-overflow.c
+3-3clang/test/OpenMP/target_map_member_expr_codegen.cpp
+3-3clang/test/CodeGen/hexagon-brev-ld-ptr-incdec.c
+5-1llvm/include/llvm/CodeGen/CodeGenCommonISel.h
+3-3libcxx/test/libcxx/numerics/c.math/constexpr-cxx23-gcc.pass.cpp
+3-3libcxx/src/filesystem/operations.cpp
+6-0libcxx/modules/std/type_traits.inc
+3-3llvm/test/Transforms/InstCombine/assume.ll
+2-4libcxx/include/syncstream
+2-4llvm/test/Transforms/InstCombine/known-bits.ll
+3-3libcxx/include/list
+3-3llvm/test/Transforms/LoopVectorize/AArch64/sve-interleaved-accesses.ll
+6-0clang/include/clang/Basic/Specifiers.h
+5-1llvm/include/llvm/Bitcode/LLVMBitCodes.h
+2-4llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp
+3-3clang/test/CodeGen/integer-overflow.c
+3-3clang/test/CodeGen/pgo-force-function-attrs.ll
+6-0llvm/include/llvm/Analysis/TargetLibraryInfo.h
+3-3clang/lib/Driver/ToolChain.cpp
+6-0clang/include/clang/Basic/DiagnosticParseKinds.td
+5-1clang/include/clang/Basic/DiagnosticGroups.td
+3-3llvm/tools/opt/optdriver.cpp
+5-0flang/test/Driver/q-unused-arguments.f90
+4-1mlir/test/lit.cfg.py
+3-2clang/lib/CodeGen/CGBlocks.cpp
+5-0llvm/include/llvm/Passes/CodeGenPassBuilder.h
+4-1llvm/test/CodeGen/AMDGPU/lower-work-group-id-intrinsics-hsa.ll
+5-0llvm/include/llvm/IR/Mangler.h
+4-1llvm/test/CodeGen/AMDGPU/lower-work-group-id-intrinsics-pal.ll
+3-2mlir/tools/mlir-tblgen/EnumPythonBindingGen.cpp
+0-5llvm/include/llvm/IR/Intrinsics.td
+2-3llvm/include/llvm/IR/GenericConvergenceVerifierImpl.h
+4-1clang/lib/Basic/Targets/BPF.cpp
+5-0llvm/include/llvm/CodeGen/SelectionDAG.h
+3-2clang/lib/Basic/OpenMPKinds.cpp
+3-2llvm/lib/Target/AMDGPU/AMDGPUSwLowerLDS.cpp
+2-3openmp/runtime/cmake/config-ix.cmake
+2-3llvm/include/llvm/Analysis/IndirectCallPromotionAnalysis.h
+2-3clang/test/CodeGenCXX/microsoft-abi-template-static-init.cpp
+5-0llvm/benchmarks/CMakeLists.txt
+3-2clang/test/CodeGenOpenCL/atomics-unsafe-hw-remarks-gfx90a.cl
+5-0clang/test/CodeGenOpenCL/builtins-amdgcn-gfx12-param-err.cl
+4-1llvm/test/CodeGen/SPIRV/branching/OpSwitchUnreachable.ll
+4-1llvm/test/CodeGen/SPIRV/branching/Two_OpSwitch_same_register.ll
+5-0lldb/test/API/functionalities/data-formatter/data-formatter-stl/generic/optional/main.cpp
+5-0clang/test/Driver/ps4-ps5-toolchain.c
+4-1mlir/lib/IR/AffineExpr.cpp
+4-1lldb/source/Plugins/ObjectFile/Minidump/MinidumpFileBuilder.cpp
+2-3clang/lib/CodeGen/CodeGenAction.cpp
+1-4llvm/test/CodeGen/AMDGPU/should-not-hoist-set-inactive.ll
+3-2llvm/lib/Target/RISCV/RISCVInstrInfoZvfbf.td
+2-3lldb/source/Core/ModuleList.cpp
+4-1llvm/lib/Target/SPIRV/SPIRVModuleAnalysis.cpp
+3-2clang/lib/AST/ByteCode/EvalEmitter.h
+3-2clang/lib/AST/ByteCode/EvalEmitter.cpp
+5-0lld/wasm/Config.h
+5-0lld/MachO/Options.td
+5-0llvm/lib/Target/X86/X86DynAllocaExpander.cpp
+3-2lld/MachO/InputSection.cpp
+4-1llvm/test/MC/RISCV/fp-default-rounding-mode.s
+5-0llvm/lib/Target/X86/X86InstrFragmentsSIMD.td
+4-1llvm/test/MC/RISCV/rv32zfbfmin-valid.s
+0-5llvm/lib/Target/X86/X86RegisterInfo.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/types.pass.cpp
+4-1llvm/lib/Transforms/IPO/ModuleInliner.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/swap.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/properties.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/move.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/deduction.pass.cpp
+2-3llvm/lib/Transforms/InstCombine/InstCombineInternal.h
+3-2libcxx/test/std/containers/views/mdspan/mdspan/ctor.move.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/ctor.dh_map_acc.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/ctor.dh_map.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/ctor.dh_extents.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/ctor.default.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/ctor.copy.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/conversion.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/mdspan/assign.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/layout_stride/comparison.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/layout_right/properties.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/layout_right/comparison.pass.cpp
+4-1llvm/test/CodeGen/AMDGPU/vcmpx-permlane-hazard.mir
+3-2libcxx/test/std/containers/views/mdspan/layout_left/properties.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/layout_left/comparison.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/extents/types.pass.cpp
+0-5llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h
+3-2llvm/lib/Transforms/Vectorize/VPlanAnalysis.cpp
+3-2libcxx/test/std/containers/views/mdspan/extents/conversion.pass.cpp
+3-2libcxx/test/std/containers/views/mdspan/extents/comparison.pass.cpp
+0-5libcxx/test/libcxx/transitive_includes/cxx03.csv
+3-2llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f32-no-rtn.ll
+2-3libcxx/include/vector
+4-1polly/test/UnitIsl/lit.cfg
+5-0clang/include/clang/Basic/OpenMPKinds.h
+4-1polly/test/lit.cfg
+3-2mlir/tools/mlir-tblgen/BytecodeDialectGen.cpp
+2-3llvm/test/CodeGen/ARM/cmpxchg-O0.ll
+5-0libcxx/include/__mdspan/layout_stride.h
+2-3libcxx/include/__math/hypot.h
+3-2offload/plugins-nextgen/amdgpu/utils/UtilitiesRTL.h
+2-3offload/src/DeviceImage.cpp
+3-2llvm/unittests/ADT/APIntTest.cpp
+5-0llvm/utils/gn/secondary/clang/include/clang/Basic/BUILD.gn
+4-1clang/include/clang/AST/TypeProperties.td
+5-0flang/unittests/Runtime/Numeric.cpp
+3-2flang/tools/bbc/bbc.cpp
+5-0mlir/docs/DialectConversion.md
+4-1clang/include/clang/AST/Stmt.h
+4-1mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td
+5-0clang/include/clang/AST/DependenceFlags.h
+3-2llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp
+5-0clang/include/clang/AST/ASTImporter.h
+4-1mlir/lib/Conversion/SCFToControlFlow/SCFToControlFlow.cpp
+3-2mlir/python/mlir/dialects/_ods_common.py
+5-0compiler-rt/test/tsan/signal_reset.cpp
+3-2compiler-rt/test/rtsan/basic.cpp
+2-3mlir/lib/Target/LLVMIR/ModuleImport.cpp
+4-1llvm/lib/ExecutionEngine/RuntimeDyld/RuntimeDyld.cpp
+5-0compiler-rt/lib/scudo/standalone/platform.h
+3-2clang/lib/CodeGen/CGCUDARuntime.cpp
+3-2llvm/lib/IR/DebugProgramInstruction.cpp
+2-2llvm/test/CodeGen/BPF/CORE/offset-reloc-end-load.ll
+3-1clang-tools-extra/clang-tidy/bugprone/CastingThroughVoidCheck.cpp
+1-3clang-tools-extra/clang-tidy/cppcoreguidelines/PreferMemberInitializerCheck.cpp
+3-1clang/cmake/caches/Fuchsia-stage2.cmake
+0-4clang/docs/tools/clang-formatted-files.txt
+4-0clang/include/clang/AST/CXXRecordDeclDefinitionBits.def
+4-0clang/include/clang/AST/DeclCXX.h
+1-3clang/include/clang/Frontend/FrontendActions.h
+4-0clang/lib/AST/ByteCode/InterpState.h
+4-0clang/lib/AST/StmtPrinter.cpp
+4-0clang/lib/AST/StmtProfile.cpp
+3-1clang/lib/Format/UnwrappedLineParser.cpp
+4-0clang/lib/Headers/hlsl/hlsl_intrinsics.h
+3-1clang/lib/Lex/Lexer.cpp
+3-1clang/lib/Tooling/DependencyScanning/DependencyScanningWorker.cpp
+1-3clang/test/AST/ByteCode/constexpr-frame-describe.cpp
+2-2clang/test/Analysis/mmap-writeexec.c
+2-2clang/test/CodeGen/2005-01-02-ConstantInits.c
+2-2libc/src/setjmp/arm/CMakeLists.txt
+2-2clang/test/CodeGenCXX/vla.cpp
+2-2clang/test/CodeGenHLSL/buffer-array-operator.hlsl
+3-1clang/test/Driver/fsanitize.c
+1-3clang/test/Modules/reduced-bmi-empty-module-purview-std.cppm
+2-2clang/test/OpenMP/declare_mapper_codegen.cpp
+2-2clang/test/OpenMP/target_map_codegen_29.cpp
+2-2clang/test/Preprocessor/bpf-predefined-macros.c
+4-0clang/test/Sema/builtin-unary-fp.c
+2-2clang/test/SemaCXX/constexpr-default-arg.cpp
+1-3clang/test/SemaCXX/warn-unsafe-buffer-usage-test-unreachable.cpp
+2-2clang/tools/c-arcmt-test/c-arcmt-test.c
+2-2clang/tools/c-index-test/c-index-test.c
+2-2clang/utils/TableGen/ClangAttrEmitter.cpp
+1-3clang/utils/creduce-clang-crash.py
+2-2clang/www/c_status.html
+2-2compiler-rt/lib/ctx_profile/CtxInstrProfiling.h
+3-1compiler-rt/lib/rtsan/rtsan_stack.h
+2-2compiler-rt/lib/sanitizer_common/sanitizer_symbolizer_mac.cpp
+4-0compiler-rt/test/tsan/signal_block.cpp
+2-2flang/lib/Optimizer/CodeGen/CodeGen.cpp
+2-2flang/lib/Optimizer/OpenMP/FunctionFiltering.cpp
+2-2flang/lib/Optimizer/Transforms/AddAliasTags.cpp
+2-2flang/lib/Semantics/resolve-directives.cpp
+4-0flang/module/__fortran_builtins.f90
+2-2flang/test/Integration/debug-assumed-shape-array.f90
+2-2flang/test/Lower/OpenMP/copyin-order.f90
+2-2flang/test/Lower/OpenMP/delayed-privatization-array.f90
+2-2flang/test/Lower/OpenMP/lastprivate-commonblock.f90
+2-2flang/test/Lower/OpenMP/single.f90
+2-2flang/test/Lower/OpenMP/statement-function.f90
+2-2flang/test/Transforms/debug-assumed-shape-array.fir
+4-0libc/cmake/modules/LLVMLibCCheckCpuFeatures.cmake
+3-1libc/cmake/modules/LLVMLibCCheckMPFR.cmake
+2-2libc/src/setjmp/aarch64/CMakeLists.txt
+2-2libc/src/setjmp/longjmp.h
+2-2libc/src/setjmp/riscv/CMakeLists.txt
+1-3libc/src/setjmp/riscv/longjmp.cpp
+1-3libc/src/setjmp/riscv/setjmp.cpp
+2-2libc/src/setjmp/setjmp_impl.h
+2-2libc/src/setjmp/x86_64/CMakeLists.txt
+1-3libc/src/signal/signal.h
+2-2libc/test/src/signal/signal_test.cpp
+2-2libc/utils/HdrGen/Generator.h
+2-2libcxx/include/__format/concepts.h
+2-2libcxx/include/__format/format_functions.h
+2-2libcxx/include/__format/formatter_bool.h
+2-2libcxx/include/__format/formatter_char.h
+2-2libcxx/include/__format/formatter_floating_point.h
+2-2libcxx/include/__format/formatter_integer.h
+2-2libcxx/include/__format/formatter_pointer.h
+2-2libcxx/include/__format/formatter_string.h
+3-1libcxx/include/__tuple/tuple_size.h
+2-2libcxx/include/__type_traits/is_member_pointer.h
+2-2libcxx/include/__type_traits/is_void.h
+2-2libcxx/include/forward_list
+2-2libcxx/include/iosfwd
+2-2libcxx/test/libcxx/clang_modules_include.gen.py
+2-2libcxx/test/libcxx/clang_tidy.gen.py
+2-2libcxx/test/libcxx/double_include.gen.py
+2-2libcxx/test/libcxx/header_inclusions.gen.py
+2-2libcxx/test/libcxx/libcpp_version.gen.py
+2-2libcxx/test/libcxx/no_assert_include.gen.py
+2-2libcxx/test/libcxx/system_reserved_names.gen.py
+2-2libcxx/test/libcxx/transitive_includes.gen.py
+3-1libcxx/test/std/containers/views/mdspan/layout_left/ctor.layout_stride.pass.cpp
+3-1libcxx/test/std/containers/views/mdspan/layout_left/stride.pass.cpp
+3-1libcxx/test/std/containers/views/mdspan/layout_right/ctor.layout_stride.pass.cpp
+3-1libcxx/test/std/containers/views/mdspan/layout_right/stride.pass.cpp
+3-1libcxx/test/std/containers/views/mdspan/layout_stride/stride.pass.cpp
+2-2libcxx/test/support/container_test_types.h
+3-1libcxx/test/tools/clang_tidy_checks/header_exportable_declarations.cpp
+2-2libcxx/utils/adb_run.py
+2-2libcxx/utils/ci/Dockerfile
+2-2libcxx/utils/ci/apple-install-libcxx.sh
+2-2libcxx/utils/ci/build-picolibc.sh
+2-2libcxx/utils/ci/buildkite-pipeline.yml
+2-2libcxx/utils/ci/vendor/android/Dockerfile.emulator
+2-2libcxx/utils/ci/vendor/android/build-emulator-images.sh
+2-2libcxx/utils/ci/vendor/android/container-setup.sh
+2-2libcxx/utils/ci/vendor/android/emulator-entrypoint.sh
+2-2libcxx/utils/ci/vendor/android/emulator-functions.sh
+2-2libcxx/utils/ci/vendor/android/emulator-wait-for-ready.sh
+2-2libcxx/utils/ci/vendor/android/setup-env-for-emulator.sh
+2-2libcxx/utils/ci/vendor/android/start-emulator.sh
+2-2libcxx/utils/ci/vendor/android/stop-emulator.sh
+2-2libcxx/utils/libcxx/test/android.py
+4-0libcxx/utils/libcxx/test/modules.py
+2-2libcxxabi/src/cxa_guard_impl.h
+2-2lld/COFF/SymbolTable.cpp
+2-2lld/MachO/Symbols.cpp
+2-2lld/test/MachO/bp-section-orderer-stress.s
+2-2lldb/bindings/python/python-swigsafecast.swig
+1-3lldb/docs/conf.py
+2-2lldb/include/lldb/API/SBError.h
+2-2lldb/include/lldb/Core/ValueObjectConstResult.h
+2-2lldb/include/lldb/Utility/SupportFile.h
+2-2lldb/source/API/SBBreakpointLocation.cpp
+2-2lldb/source/API/SBDebugger.cpp
+2-2lldb/source/API/SBPlatform.cpp
+2-2lldb/source/API/SBValue.cpp
+2-2lldb/source/Commands/CommandObjectCommands.cpp
+2-2lldb/source/Core/IOHandlerCursesGUI.cpp
+2-2lldb/source/Core/ValueObject.cpp
+2-2lldb/source/Host/common/LockFileBase.cpp
+2-2lldb/source/Host/windows/ConnectionGenericFileWindows.cpp
+2-2lldb/source/Plugins/Platform/Android/PlatformAndroidRemoteGDBServer.cpp
+2-2lldb/source/Plugins/Platform/POSIX/PlatformPOSIX.cpp
+2-2lldb/source/Plugins/Platform/Windows/PlatformWindows.cpp
+2-2lldb/source/Plugins/Process/Windows/Common/DebuggerThread.cpp
+3-1lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunicationClient.cpp
+2-2lldb/source/Plugins/SymbolFile/DWARF/DWARFASTParserClang.h
+2-2lldb/source/Symbol/LineTable.cpp
+2-2lldb/source/Target/ModuleCache.cpp
+1-3lldb/test/API/commands/expression/import-std-module/deque-dbg-info-content/Makefile
+1-3lldb/test/API/commands/expression/import-std-module/list-dbg-info-content/Makefile
+1-3lldb/test/API/commands/expression/import-std-module/vector-dbg-info-content/Makefile
+2-2lldb/unittests/TestingSupport/Host/NativeProcessTestUtils.h
+0-4lldb/unittests/tools/lldb-server/tests/LLGSTest.cpp
+0-4lldb/unittests/tools/lldb-server/tests/TestClient.cpp
+4-0lldb/unittests/tools/lldb-server/tests/TestClient.h
+4-0llvm/docs/CommandGuide/tblgen.rst
+2-2llvm/docs/DeveloperPolicy.rst
+3-1llvm/docs/GlobalISel/GenericOpcode.rst
+4-0llvm/docs/LangRef.rst
+1-3llvm/docs/conf.py
+2-2llvm/include/llvm/Analysis/MLModelRunner.h
+2-2llvm/include/llvm/AsmParser/LLParser.h
+4-0llvm/include/llvm/CodeGen/AsmPrinter.h
+4-0llvm/include/llvm/IR/Attributes.td
+2-2llvm/include/llvm/IR/InstrTypes.h
+1-3llvm/include/llvm/IR/OperandTraits.h
+2-2llvm/include/llvm/IR/Operator.h
+2-2llvm/include/llvm/MC/MCRegisterInfo.h
+4-0llvm/include/llvm/Target/TargetSelectionDAG.td
+3-1llvm/include/llvm/Transforms/Utils/SCCPSolver.h
+2-2llvm/lib/Analysis/FunctionPropertiesAnalysis.cpp
+4-0llvm/lib/CodeGen/AsmPrinter/DwarfFile.h
+2-2llvm/lib/CodeGen/LiveDebugValues/VarLocBasedImpl.cpp
+2-2llvm/lib/CodeGen/MachineInstr.cpp
+4-0llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp
+4-0llvm/lib/ExecutionEngine/PerfJITEvents/PerfJITEventListener.cpp
+4-0llvm/lib/IR/DiagnosticInfo.cpp
+4-0llvm/lib/IR/Instructions.cpp
+2-2llvm/lib/Support/raw_ostream.cpp
+0-4llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
+2-2llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp
+4-0llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h
+4-0llvm/lib/Target/AMDGPU/MIMGInstructions.td
+2-2llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp
+4-0llvm/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
+2-2llvm/lib/Target/M68k/M68kCallingConv.td
+2-2llvm/lib/Target/RISCV/RISCVInstrInfoF.td
+4-0llvm/lib/Target/RISCV/RISCVScheduleV.td
+2-2llvm/lib/Target/SystemZ/SystemZCallingConv.td
+2-2llvm/lib/Target/X86/X86InstrAVX512.td
+1-3llvm/lib/Transforms/Utils/LoopUnrollAndJam.cpp
+1-3llvm/lib/Transforms/Vectorize/LoopIdiomVectorize.cpp
+2-2llvm/test/CodeGen/AMDGPU/fmaximum3.ll
+2-2llvm/test/CodeGen/AMDGPU/fminimum3.ll
+3-1llvm/test/CodeGen/AMDGPU/llvm.maximum.f16.ll
+3-1llvm/test/CodeGen/AMDGPU/llvm.minimum.f16.ll
+2-2llvm/test/CodeGen/AMDGPU/twoaddr-fma.mir
+2-2llvm/test/CodeGen/BPF/CORE/field-reloc-bitfield-1-bpfeb.ll
+2-2llvm/test/CodeGen/BPF/CORE/field-reloc-bitfield-1.ll
+2-2llvm/test/CodeGen/BPF/CORE/field-reloc-bitfield-2-bpfeb.ll
+2-2llvm/test/CodeGen/BPF/CORE/field-reloc-bitfield-2.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-byte-size-1.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-byte-size-2.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-byte-size-3.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-existence-1.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-existence-2.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-existence-3.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-lshift-1-bpfeb.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-lshift-1.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-lshift-2.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-rshift-1.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-rshift-2.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-rshift-3.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-signedness-1.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-signedness-2.ll
+2-2llvm/test/CodeGen/BPF/CORE/intrinsic-fieldinfo-signedness-3.ll
+2-2llvm/test/CodeGen/BPF/CORE/offset-reloc-fieldinfo-1.ll
+2-2llvm/test/CodeGen/BPF/CORE/offset-reloc-fieldinfo-2-bpfeb.ll
+2-2llvm/test/CodeGen/BPF/CORE/offset-reloc-fieldinfo-2.ll
+2-2llvm/test/CodeGen/BPF/adjust-opt-icmp2.ll
+2-2llvm/test/CodeGen/BPF/adjust-opt-speculative1.ll
+2-2llvm/test/CodeGen/BPF/adjust-opt-speculative2.ll
+2-2llvm/test/CodeGen/BPF/i128.ll
+2-2llvm/test/CodeGen/BPF/intrinsics.ll
+2-2llvm/test/CodeGen/BPF/objdump_imm_hex.ll
+2-2llvm/test/CodeGen/BPF/objdump_intrinsics.ll
+2-2llvm/test/CodeGen/BPF/objdump_static_var.ll
+2-2llvm/test/CodeGen/BPF/reloc-2.ll
+2-2llvm/test/CodeGen/BPF/remove_truncate_6.ll
+2-2llvm/test/CodeGen/BPF/rodata_1.ll
+2-2llvm/test/CodeGen/BPF/rodata_2.ll
+2-2llvm/test/CodeGen/BPF/rodata_3.ll
+2-2llvm/test/CodeGen/BPF/rodata_4.ll
+2-2llvm/test/CodeGen/BPF/undef.ll
+2-2llvm/test/CodeGen/M68k/CConv/fastcc-call.ll
+2-2llvm/test/CodeGen/RISCV/float-imm.ll
+2-2llvm/test/CodeGen/RISCV/float-intrinsics-strict.ll
+2-2llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfptoi-constrained-sdnode.ll
+2-2llvm/test/CodeGen/RISCV/rvv/handle-noreg-with-implicit-def.mir
+2-2llvm/test/CodeGen/RISCV/rvv/undef-earlyclobber-chain.mir
+2-2llvm/test/CodeGen/Thumb2/mve-laneinterleaving-cost.ll
+2-2llvm/test/CodeGen/WebAssembly/function-info.mir
+2-2llvm/test/CodeGen/X86/buildvec-insertvec.ll
+2-2llvm/test/Instrumentation/HWAddressSanitizer/fixed-shadow.ll
+2-2llvm/test/Instrumentation/HWAddressSanitizer/hwasan-pass-second-run.ll
+2-2llvm/test/MC/AArch64/directive-arch-negative.s
+1-3llvm/test/MC/AVR/inst-adc.s
+1-3llvm/test/MC/AVR/inst-add.s
+1-3llvm/test/MC/AVR/inst-and.s
+1-3llvm/test/MC/AVR/inst-andi.s
+1-3llvm/test/MC/AVR/inst-asr.s
+1-3llvm/test/MC/AVR/inst-bld.s
+1-3llvm/test/MC/AVR/inst-break.s
+1-3llvm/test/MC/AVR/inst-bst.s
+1-3llvm/test/MC/AVR/inst-cbi.s
+1-3llvm/test/MC/AVR/inst-cbr.s
+1-3llvm/test/MC/AVR/inst-clr.s
+1-3llvm/test/MC/AVR/inst-com.s
+1-3llvm/test/MC/AVR/inst-cp.s
+1-3llvm/test/MC/AVR/inst-cpc.s
+1-3llvm/test/MC/AVR/inst-cpi.s
+1-3llvm/test/MC/AVR/inst-cpse.s
+1-3llvm/test/MC/AVR/inst-dec.s
+1-3llvm/test/MC/AVR/inst-des.s
+1-3llvm/test/MC/AVR/inst-eicall.s
+1-3llvm/test/MC/AVR/inst-eijmp.s
+1-3llvm/test/MC/AVR/inst-elpm.s
+1-3llvm/test/MC/AVR/inst-eor.s
+1-3llvm/test/MC/AVR/inst-fmul.s
+1-3llvm/test/MC/AVR/inst-fmuls.s
+1-3llvm/test/MC/AVR/inst-fmulsu.s
+1-3llvm/test/MC/AVR/inst-icall.s
+1-3llvm/test/MC/AVR/inst-ijmp.s
+1-3llvm/test/MC/AVR/inst-in.s
+1-3llvm/test/MC/AVR/inst-inc.s
+1-3llvm/test/MC/AVR/inst-lac.s
+1-3llvm/test/MC/AVR/inst-las.s
+1-3llvm/test/MC/AVR/inst-lat.s
+1-3llvm/test/MC/AVR/inst-ld.s
+1-3llvm/test/MC/AVR/inst-lpm.s
+1-3llvm/test/MC/AVR/inst-lsl.s
+1-3llvm/test/MC/AVR/inst-lsr.s
+1-3llvm/test/MC/AVR/inst-mov.s
+1-3llvm/test/MC/AVR/inst-movw.s
+1-3llvm/test/MC/AVR/inst-muls.s
+1-3llvm/test/MC/AVR/inst-mulsu.s
+1-3llvm/test/MC/AVR/inst-nop.s
+1-3llvm/test/MC/AVR/inst-ori.s
+1-3llvm/test/MC/AVR/inst-out.s
+1-3llvm/test/MC/AVR/inst-pop.s
+1-3llvm/test/MC/AVR/inst-push.s
+1-3llvm/test/MC/AVR/inst-ret.s
+1-3llvm/test/MC/AVR/inst-reti.s
+1-3llvm/test/MC/AVR/inst-rol.s
+1-3llvm/test/MC/AVR/inst-ror.s
+1-3llvm/test/MC/AVR/inst-sbc.s
+1-3llvm/test/MC/AVR/inst-sbci.s
+1-3llvm/test/MC/AVR/inst-sbi.s
+1-3llvm/test/MC/AVR/inst-sbic.s
+1-3llvm/test/MC/AVR/inst-sbrc.s
+1-3llvm/test/MC/AVR/inst-sbrs.s
+1-3llvm/test/MC/AVR/inst-sleep.s
+1-3llvm/test/MC/AVR/inst-spm.s
+1-3llvm/test/MC/AVR/inst-swap.s
+1-3llvm/test/MC/AVR/inst-tst.s
+1-3llvm/test/MC/AVR/inst-wdr.s
+1-3llvm/test/MC/AVR/inst-xch.s
+2-2llvm/test/MC/Mips/mips1/invalid-mips3.s
+2-2llvm/test/MC/Mips/mips1/invalid-mips4.s
+2-2llvm/test/MC/Mips/mips1/invalid-mips5.s
+2-2llvm/test/Other/new-pm-print-pipeline.ll
+2-2llvm/test/Transforms/InstCombine/sink-into-ncd.ll
+2-2llvm/test/Transforms/LoopVectorize/AArch64/scalable-reduction-inloop-cond.ll
+2-2llvm/test/Transforms/LoopVectorize/AArch64/scalable-reductions.ll
+2-2llvm/test/Transforms/LoopVectorize/AArch64/uniform-args-call-variants.ll
+2-2llvm/test/Transforms/LoopVectorize/AMDGPU/packed-math.ll
+2-2llvm/test/Transforms/LoopVectorize/RISCV/scalable-reductions.ll
+2-2llvm/test/Transforms/LoopVectorize/RISCV/vectorize-force-tail-with-evl-inloop-reduction.ll
+2-2llvm/test/Transforms/LoopVectorize/epilog-vectorization-reductions.ll
+2-2llvm/test/Transforms/LoopVectorize/reduction-inloop-cond.ll
+2-2llvm/test/Transforms/LoopVectorize/reduction-predselect.ll
+2-2llvm/test/Transforms/OpenMP/replace_globalization.ll
+2-2llvm/test/Transforms/PhaseOrdering/X86/vector-reductions.ll
+2-2llvm/test/Transforms/PhaseOrdering/icmp-ashr-breaking-select-idiom.ll
+2-2llvm/test/Transforms/SCCP/exact-flags.ll
+2-2llvm/test/Transforms/SCCP/phis.ll
+2-2llvm/test/Transforms/SLPVectorizer/revec.ll
+2-2llvm/test/tools/llvm-objdump/BPF/interleaved-source-test.ll
+3-1llvm/tools/llc/NewPMDriver.h
+4-0llvm/tools/llvm-profdata/CMakeLists.txt
+4-0llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp
+4-0llvm/unittests/IR/VectorTypesTest.cpp
+2-2llvm/utils/TableGen/CTagsEmitter.cpp
+2-2llvm/utils/TableGen/Common/CodeGenTarget.cpp
+2-2llvm/utils/count/count.c
+4-0llvm/utils/gn/build/mac_sdk.gni
+2-2mlir/docs/Dialects/Linalg/OpDSL.md
+2-2mlir/include/mlir/Dialect/IRDL/IR/IRDLOps.td
+2-2mlir/include/mlir/Dialect/IRDL/IR/IRDLTypes.td
+2-2mlir/include/mlir/IR/Block.h
+2-2mlir/include/mlir/TableGen/CodeGenHelpers.h
+1-3mlir/lib/Analysis/Presburger/IntegerRelation.cpp
+2-2mlir/lib/Dialect/Tensor/IR/TensorTilingInterfaceImpl.cpp
+4-0mlir/lib/Dialect/Vector/Transforms/VectorLinearize.cpp
+2-2mlir/lib/Transforms/SROA.cpp
+2-2mlir/test/Conversion/ArithToArmSME/arith-to-arm-sme.mlir
+2-2mlir/test/Dialect/ArmSME/tile-allocation-copies.mlir
+2-2mlir/test/Interfaces/TilingInterface/tile-and-fuse-consumer.mlir
+2-2mlir/test/lib/Dialect/SCF/TestSCFUtils.cpp
+2-2offload/DeviceRTL/include/State.h
+2-2offload/DeviceRTL/src/Allocator.cpp
+2-2offload/DeviceRTL/src/Mapping.cpp
+2-2offload/DeviceRTL/src/Parallelism.cpp
+2-2offload/DeviceRTL/src/Reduction.cpp
+2-2offload/DeviceRTL/src/Synchronization.cpp
+2-2offload/plugins-nextgen/common/src/GlobalHandler.cpp
+2-2offload/plugins-nextgen/common/src/JIT.cpp
+2-2offload/src/omptarget.cpp
+2-2offload/test/lit.cfg
+2-2offload/test/offloading/CUDA/basic_launch.cu
+2-2offload/test/offloading/CUDA/basic_launch_blocks_and_threads.cu
+2-2offload/test/offloading/CUDA/basic_launch_multi_arg.cu
+2-2offload/test/offloading/CUDA/launch_tu.cu
+2-2offload/test/offloading/dynamic-schedule-non-spmd.cpp
+2-2offload/test/offloading/dynamic-schedule.cpp
+2-2offload/test/offloading/fortran/dtype-array-constant-index-map.f90
+2-2offload/test/offloading/fortran/dump_map_tables.f90
+2-2offload/test/offloading/fortran/target-depend.f90
+2-2offload/test/offloading/fortran/target-map-all-common-block-members.f90
+2-2offload/test/offloading/fortran/target-map-common-block.f90
+2-2offload/test/offloading/fortran/target-map-declare-target-link-common-block.f90
+2-2offload/test/offloading/fortran/target-map-first-common-block-member.f90
+2-2offload/test/offloading/fortran/target-map-mix-imp-exp-common-block-members.f90
+2-2offload/test/offloading/fortran/target-map-second-common-block-member.f90
+2-2offload/test/offloading/high_trip_count_block_limit.cpp
+2-2offload/test/offloading/schedule.c
+2-2offload/test/sanitizer/double_free_racy.c
+2-2offload/test/sanitizer/kernel_trap.c
+2-2offload/test/sanitizer/kernel_trap.cpp
+2-2offload/test/sanitizer/kernel_trap_async.c
+2-2offload/test/sanitizer/ptr_outside_alloc_1.c
+2-2offload/test/sanitizer/ptr_outside_alloc_2.c
+2-2offload/test/sanitizer/use_after_free_1.c
+2-2offload/test/sanitizer/use_after_free_2.c
+2-2openmp/runtime/cmake/LibompDefinitions.cmake
+4-0utils/bazel/.bazelrc
+1-2llvm/lib/Bitcode/Reader/MetadataLoader.cpp
+3-0llvm/include/llvm/Support/DXILABI.h
+1-2llvm/include/llvm/Passes/MachinePassRegistry.def
+1-2lldb/source/API/SBSaveCoreOptions.cpp
+1-2llvm/lib/Target/DirectX/DXILOpBuilder.cpp
+2-1flang/lib/Optimizer/HLFIR/Transforms/ConvertToFIR.cpp
+3-0clang/include/clang/AST/RecursiveASTVisitor.h
+3-0llvm/lib/Target/AMDGPU/AMDGPULowerBufferFatPointers.cpp
+1-2llvm/test/MC/AVR/inst-ldi.s
+2-1mlir/include/mlir/Dialect/SparseTensor/Transforms/Passes.h
+1-2llvm/lib/Target/Mips/MipsCallingConv.td
+2-1flang/test/lit.cfg.py
+2-1clang/lib/Driver/Driver.cpp
+3-0compiler-rt/test/profile/lit.cfg.py
+2-1libc/cmake/modules/LLVMLibCArchitectures.cmake
+1-2llvm/test/MC/AVR/inst-mul.s
+2-1clang/lib/CodeGen/BackendUtil.cpp
+1-2libc/src/setjmp/aarch64/setjmp.cpp
+1-2lldb/packages/Python/lldbsuite/test/lldbtest.py
+1-2clang/test/Misc/pragma-attribute-supported-attributes-list.test
+1-2llvm/test/MC/AVR/inst-or.s
+1-2llvm/include/llvm/BinaryFormat/DXContainerConstants.def
+2-1libc/utils/HdrGen/PrototypeTestGen/PrototypeTestGen.cpp
+2-1clang/lib/AST/Decl.cpp
+3-0clang/lib/AST/ByteCode/State.h
+0-3lldb/source/Plugins/Process/elf-core/RegisterContextPOSIXCore_riscv64.h
+1-2llvm/unittests/Transforms/Utils/CallPromotionUtilsTest.cpp
+2-1llvm/lib/CodeGen/LocalStackSlotAllocation.cpp
+2-1llvm/test/CodeGen/AMDGPU/fmaximum.ll
+2-1clang/test/FixIt/fixit-availability.mm
+0-3clang/lib/AST/ByteCode/InterpFrame.h
+2-1clang/lib/AST/ByteCode/Context.h
+1-2lldb/source/Plugins/Process/Utility/RegisterContextPOSIX_riscv64.cpp
+2-1llvm/test/CodeGen/AMDGPU/fminimum.ll
+2-1llvm/test/CodeGen/AMDGPU/loop-prefetch-data.ll
+1-2llvm/test/MC/AVR/inst-sbis.s
+2-1clang/test/CodeGenCXX/debug-info-lambda-this.cpp
+1-2llvm/test/MC/AVR/inst-sbr.s
+3-0clang/include/clang/Basic/CMakeLists.txt
+1-2llvm/lib/Target/PowerPC/PPCFrameLowering.cpp
+1-2llvm/test/MC/AVR/inst-ser.s
+2-1llvm/lib/Target/RISCV/RISCVInstrInfoZvk.td
+3-0clang/lib/AST/ASTStructuralEquivalence.cpp
+1-2llvm/test/MC/AVR/inst-st.s
+1-2llvm/test/MC/AVR/inst-std.s
+3-0compiler-rt/lib/scudo/standalone/linux.cpp
+1-2llvm/test/MC/AVR/inst-sub.s
+1-2llvm/test/MC/AVR/inst-subi.s
+2-1llvm/tools/llvm-link/llvm-link.cpp
+1-2llvm/test/CodeGen/ARM/big-endian-neon-fp16-bitconv.ll
+0-3llvm/lib/Target/X86/X86RegisterInfo.h
+3-0clang/include/clang/Basic/DiagnosticLexKinds.td
+2-1llvm/test/CodeGen/M68k/Arith/add.ll
+1-2compiler-rt/lib/scudo/standalone/secondary.h
+2-1clang/test/Parser/cxx11-user-defined-literals.cpp
+3-0clang/include/clang/Basic/StmtNodes.td
+1-2llvm/test/MC/AVR/separator.s
+2-1clang/include/clang/Basic/TokenKinds.def
+3-0clang/include/clang/Parse/Parser.h
+0-3clang-tools-extra/docs/clang-tidy/checks/misc/unconventional-assign-operator.rst
+1-2llvm/lib/Transforms/IPO/IROutliner.cpp
+3-0lld/test/MachO/bp-section-orderer-errs.s
+2-1lld/MachO/SyntheticSections.cpp
+3-0clang/include/clang/Serialization/ASTBitCodes.h
+0-3clang-tools-extra/docs/clang-tidy/checks/readability/avoid-nested-conditional-operator.rst
+2-1lld/MachO/InputSection.h
+3-0llvm/lib/Transforms/Vectorize/CMakeLists.txt
+3-0clang/tools/libclang/CIndex.cpp
+1-2llvm/lib/Target/AMDGPU/InstCombineTables.td
+3-0.github/workflows/pr-code-format.yml
+2-1lldb/source/Host/windows/MainLoopWindows.cpp
+1-2libcxx/include/array
+1-2mlir/lib/Target/LLVMIR/ModuleTranslation.cpp
+3-0clang-tools-extra/include-cleaner/unittests/WalkASTTest.cpp
+3-0lldb/test/API/functionalities/memory/holes/Makefile
+1-2lldb/source/Expression/FunctionCaller.cpp
+3-0llvm/include/llvm/IR/Type.h
+1-2llvm/test/Transforms/LICM/sink-foldable.ll
+1-2llvm/lib/Transforms/Vectorize/VPlanVerifier.cpp
+3-0compiler-rt/lib/scudo/standalone/combined.h
+3-0compiler-rt/test/sanitizer_common/TestCases/Posix/fork_threaded.c
+2-1llvm/lib/IR/AutoUpgrade.cpp
+0-3llvm/test/MC/SystemZ/regs-bad.s
+1-2llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp.ll
+2-1lldb/source/Target/Thread.cpp
+0-3llvm/include/llvm/Analysis/IVDescriptors.h
+1-2clang-tools-extra/docs/clang-tidy/checks/misc/const-correctness.rst
+3-0llvm/lib/Target/AArch64/AArch64ISelLowering.h
+2-1compiler-rt/test/tsan/signal_thread2.cpp
+2-1lldb/source/Core/Disassembler.cpp
+1-2llvm/test/CodeGen/X86/win_coreclr_chkstk.ll
+1-2llvm/examples/ExceptionDemo/ExceptionDemo.cpp
+3-0libcxx/test/std/utilities/charconv/charconv.to.chars/integral.pass.cpp
+1-2libcxx/include/set
+2-1libcxx/test/std/containers/views/mdspan/layout_left/ctor.layout_right.pass.cpp
+2-1libcxx/test/std/containers/views/mdspan/layout_left/ctor.mapping.pass.cpp
+2-1libcxx/test/std/containers/views/mdspan/layout_right/ctor.layout_left.pass.cpp
+3-0clang/lib/Serialization/ASTReader.cpp
+1-2clang/lib/Sema/SemaTemplateInstantiate.cpp
+2-1libcxx/test/std/containers/views/mdspan/layout_right/ctor.mapping.pass.cpp
+3-0libcxx/test/std/containers/views/mdspan/layout_stride/ctor.extents_array.pass.cpp
+3-0libcxx/test/std/containers/views/mdspan/layout_stride/ctor.extents_span.pass.cpp
+2-1libcxx/test/std/containers/views/mdspan/layout_stride/ctor.strided_mapping.pass.cpp
+3-0libcxx/test/std/containers/views/mdspan/layout_stride/index_operator.pass.cpp
+3-0clang/lib/Sema/SemaSwift.cpp
+2-1mlir/lib/Dialect/SparseTensor/Pipelines/SparseTensorPipelines.cpp
+2-1mlir/lib/Dialect/Bufferization/Transforms/BufferResultsToOutParams.cpp
+2-1libcxx/test/std/containers/views/mdspan/mdspan/ctor.dh_array.pass.cpp
+2-1libcxx/test/std/containers/views/mdspan/mdspan/ctor.dh_integers.pass.cpp
+2-1llvm/lib/Passes/PassRegistry.def
+2-1lldb/source/Breakpoint/BreakpointResolverFileRegex.cpp
+1-2mlir/lib/Dialect/Affine/Utils/Utils.cpp
+0-3flang/include/flang/Optimizer/Transforms/Passes.h
+3-0clang/lib/Sema/Sema.cpp
+2-1flang/lib/Lower/ConvertExpr.cpp
+2-1libcxx/test/std/containers/views/mdspan/mdspan/ctor.dh_span.pass.cpp
+2-1llvm/test/ObjectYAML/DXContainer/DomainMaskVectors.yaml
+1-1llvm/test/MC/AVR/inst-brpl.s
+1-1llvm/test/MC/AVR/inst-brsh.s
+1-1llvm/test/MC/AVR/inst-brtc.s
+1-1llvm/test/MC/AVR/inst-brts.s
+1-1llvm/test/MC/AVR/inst-brvc.s
+1-1llvm/test/MC/AVR/inst-brvs.s
+0-2llvm/test/MC/AVR/inst-call.s
+1-1clang/test/CodeGen/ext-int.c
+1-1clang/test/CodeGen/catch-pointer-overflow-volatile.c
+1-1clang/test/CodeGen/catch-nullptr-and-nonzero-offset-when-nullptr-is-defined.c
+1-1clang/test/OpenMP/for_linear_codegen.cpp
+1-1clang/test/CXX/temp/temp.constr/temp.constr.normal/p1.cpp
+1-1clang/test/AST/ast-dump-default-init.cpp
+1-1clang/lib/Support/RISCVVIntrinsicUtils.cpp
+2-0clang/lib/StaticAnalyzer/Checkers/StackAddrEscapeChecker.cpp
+1-1clang/lib/Sema/SemaRISCV.cpp
+1-1llvm/test/MC/AVR/inst-family-set-clr-flag.s
+1-1clang/lib/Sema/SemaLookup.cpp
+1-1clang/lib/Parse/ParseTemplate.cpp
+2-0clang/lib/Headers/immintrin.h
+0-2llvm/test/MC/AVR/inst-jmp.s
+2-0clang/lib/Headers/CMakeLists.txt
+1-1clang/lib/ExtractAPI/ExtractAPIConsumer.cpp
+1-1llvm/test/MC/AVR/inst-ldd.s
+1-1clang/lib/Driver/ToolChains/Fuchsia.cpp
+1-1clang/lib/CodeGen/CGStmt.cpp
+1-1llvm/test/MC/AVR/inst-neg.s
+2-0clang/lib/Basic/Targets/PPC.h
+2-0clang/lib/AST/ODRHash.cpp
+1-1llvm/test/MC/AVR/inst-rcall.s
+1-1offload/DeviceRTL/include/Allocator.h
+1-1llvm/test/MC/AVR/inst-rjmp.s
+1-1offload/DeviceRTL/include/Configuration.h
+1-1offload/DeviceRTL/include/Interface.h
+1-1offload/DeviceRTL/include/LibC.h
+1-1offload/DeviceRTL/include/Mapping.h
+0-2llvm/test/MC/AVR/inst-sbiw.s
+1-1offload/DeviceRTL/include/Synchronization.h
+1-1clang/lib/AST/ByteCode/ByteCodeEmitter.h
+0-2llvm/test/MC/AVR/inst-sts.s
+1-1offload/DeviceRTL/src/Configuration.cpp
+1-1offload/DeviceRTL/src/Debug.cpp
+1-1lldb/docs/resources/test.rst
+1-1llvm/test/MC/AVR/registers.s
+1-1llvm/test/MC/AVR/relocations-abs.s
+1-1lld/utils/benchmark.py
+1-1lld/test/MachO/tools/validate-unwind-info.py
+1-1lld/MachO/MapFile.cpp
+2-0lld/MachO/Config.h
+1-1offload/DeviceRTL/src/Kernel.cpp
+1-1lld/MachO/BPSectionOrderer.h
+1-1offload/DeviceRTL/src/Misc.cpp
+1-1lld/COFF/SymbolTable.h
+1-1lld/COFF/InputFiles.h
+1-1llvm/test/MC/Mips/mips2/invalid-mips4.s
+1-1lld/COFF/Chunks.h
+1-1libcxxabi/src/cxa_personality.cpp
+1-1libcxx/utils/generate_width_estimation_table.py
+2-0libcxx/utils/generate_iwyu_mapping.py
+1-1libcxx/utils/generate_indic_conjunct_break_table.py
+1-1libcxx/utils/generate_extended_grapheme_cluster_table.py
+1-1libcxx/utils/generate_escaped_output_table.py
+1-1lldb/source/API/SBProcess.cpp
+1-1libcxx/test/support/uses_alloc_types.h
+1-1libcxx/test/support/parse_integer.h
+1-1libcxx/test/support/make_test_thread.h
+1-1libcxx/test/support/filesystem_test_helper.h
+2-0llvm/test/MachineVerifier/AMDGPU/lit.local.cfg
+1-1libcxx/test/std/utilities/tuple/tuple.tuple/tuple.apply/apply.pass.cpp
+1-1libcxx/test/std/utilities/meta/meta.unary/meta.unary.prop/is_swappable.pass.cpp
+2-0libcxx/test/std/utilities/charconv/charconv.from.chars/integral.roundtrip.pass.cpp
+2-0libcxx/test/std/utilities/charconv/charconv.from.chars/integral.pass.cpp
+1-1libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/time_zone_pointer_sys_time.pass.cpp
+1-1libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/time_zone_pointer_local_time_choose.pass.cpp
+1-1libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/time_zone_pointer_local_time.pass.cpp
+1-1libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/string_view_zoned_time_duration2_time_zone_ptr2_choose.pass.cpp
+1-1libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/string_view_zoned_time_duration2_time_zone_ptr2.pass.cpp
+2-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/string_view_sys_time.pass.cpp
+1-1libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/string_view_local_time_choose.pass.cpp
+2-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/string_view_local_time.pass.cpp
+2-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/string_view.pass.cpp
+1-1flang/lib/Lower/DirectivesCommon.h
+1-1llvm/lib/DebugInfo/LogicalView/Readers/LVDWARFReader.cpp
+1-1llvm/lib/CodeGen/TargetRegisterInfo.cpp
+1-1llvm/lib/CodeGen/StackMaps.cpp
+1-1llvm/lib/CodeGen/MachineOperand.cpp
+1-1llvm/lib/CodeGen/CodeGen.cpp
+2-0llvm/lib/AsmParser/LLLexer.cpp
+1-1llvm/lib/Analysis/PtrUseVisitor.cpp
+1-1llvm/include/llvm/Transforms/Scalar/GVN.h
+2-0llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
+2-0llvm/include/llvm/Target/GenericOpcodes.td
+1-1llvm/include/llvm/InitializePasses.h
+1-1llvm/include/llvm/IR/Module.h
+2-0llvm/include/llvm/IR/IntrinsicInst.h
+1-1llvm/include/llvm/IR/Constants.h
+1-1llvm/include/llvm/CodeGen/Passes.h
+1-1llvm/include/llvm/CodeGen/MachineInstr.h
+1-1llvm/include/llvm/CodeGen/MachineFunction.h
+2-0llvm/include/llvm/CodeGen/ISDOpcodes.h
+1-1llvm/include/llvm/CodeGen/DebugHandlerBase.h
+2-0llvm/include/llvm/AsmParser/LLToken.h
+1-1llvm/include/llvm/Analysis/MemorySSA.h
+1-1llvm/include/llvm/Analysis/LoopNestAnalysis.h
+1-1llvm/include/llvm/Analysis/LoopInfo.h
+1-1llvm/include/llvm/Analysis/LazyCallGraph.h
+1-1llvm/include/llvm/ADT/PagedVector.h
+1-1llvm/include/llvm/ADT/Any.h
+1-1llvm/docs/Security.rst
+2-0llvm/docs/ReleaseNotes.rst
+0-2llvm/test/CodeGen/RISCV/rvv/vwadd-sdnode.ll
+1-1llvm/docs/AMDGPUDwarfExtensionsForHeterogeneousDebugging.rst
+2-0llvm/cmake/config-ix.cmake
+2-0llvm/bindings/ocaml/llvm/llvm.mli
+2-0llvm/bindings/ocaml/llvm/llvm.ml
+1-1lldb/unittests/ScriptInterpreter/Python/PythonTestSuite.cpp
+1-1lldb/tools/lldb-dap/package.json
+1-1lldb/test/API/tools/lldb-dap/instruction-breakpoint/TestDAP_instruction_breakpoint.py
+1-1lldb/test/API/lang/cpp/dynamic-value/Makefile
+1-1llvm/test/CodeGen/SPIRV/transcoding/GlobalFunAnnotate.ll
+0-2llvm/test/CodeGen/Thumb2/mve-be.ll
+1-1clang/test/OpenMP/target_map_both_pointer_pointee_codegen.cpp
+0-2llvm/test/CodeGen/Thumb2/mve-pred-bitcast.ll
+2-0lldb/test/API/functionalities/memory/big-read/TestMemoryReadMaximumSize.py
+1-1llvm/test/CodeGen/Thumb2/pipeliner-preserve-ties.mir
+1-1lldb/source/Utility/StructuredData.cpp
+1-1lldb/source/Utility/Scalar.cpp
+1-1lldb/source/Target/TargetProperties.td
+1-1lldb/source/Target/StackFrameList.cpp
+1-1lldb/source/Plugins/SymbolFile/DWARF/SymbolFileDWARFDebugMap.cpp
+1-1lldb/source/Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp
+1-1mlir/test/Dialect/GPU/canonicalize.mlir
+1-1lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.h
+1-1lldb/source/Plugins/SymbolFile/DWARF/DWARFASTParser.h
+1-1lldb/source/Plugins/StructuredData/DarwinLog/StructuredDataDarwinLog.cpp
+1-1lldb/source/Plugins/ScriptInterpreter/Python/SWIGPythonBridge.h
+1-1lldb/source/Plugins/Process/minidump/ProcessMinidump.cpp
+1-1lldb/source/Plugins/Process/gdb-remote/ProcessGDBRemote.cpp
+1-1lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunicationServer.cpp
+1-1lldb/source/Plugins/Process/elf-core/ProcessElfCore.cpp
+1-1lldb/source/Plugins/Process/Windows/Common/ProcessWindows.cpp
+2-0lldb/source/Plugins/Process/Linux/NativeRegisterContextLinux_riscv64.h
+1-1lldb/source/Plugins/Platform/MacOSX/objcxx/PlatformiOSSimulatorCoreSimulatorSupport.h
+1-1lldb/source/Plugins/ObjectFile/Minidump/ObjectFileMinidump.cpp
+1-1lldb/source/Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp
+1-1clang/test/OpenMP/parallel_for_linear_codegen.cpp
+2-0lldb/source/Plugins/Language/CPlusPlus/GenericOptional.cpp
+1-1lldb/source/Plugins/Language/CPlusPlus/BlockPointer.cpp
+1-1llvm/test/CodeGen/X86/distancemap.mir
+1-1lldb/source/Plugins/ExpressionParser/Clang/ClangASTSource.cpp
+1-1lldb/source/Interpreter/ScriptInterpreter.cpp
+1-1lldb/source/Interpreter/OptionValueRegex.cpp
+1-1lldb/source/Interpreter/CommandObject.cpp
+1-1lldb/source/Interpreter/CommandInterpreter.cpp
+1-1llvm/test/CodeGen/X86/phielim-undef.mir
+1-1lldb/source/Host/macosx/objcxx/Host.mm
+1-1lldb/source/Host/common/FileCache.cpp
+1-1lldb/source/Expression/Materializer.cpp
+1-1lldb/source/DataFormatters/VectorType.cpp
+1-1lldb/source/Core/ValueObjectVariable.cpp
+1-1lldb/source/Core/ValueObjectVTable.cpp
+1-1llvm/test/CodeGen/X86/twoaddr-mul2.mir
+1-1lldb/source/Core/ValueObjectSyntheticFilter.cpp
+1-1lldb/source/Core/ValueObjectDynamicValue.cpp
+1-1lldb/source/Core/ValueObjectCast.cpp
+1-1lldb/source/Core/ThreadedCommunication.cpp
+1-1lldb/source/Core/PluginManager.cpp
+1-1lldb/source/Core/Debugger.cpp
+1-1lldb/source/Commands/CommandObjectTrace.cpp
+1-1lldb/source/API/SBWatchpoint.cpp
+1-1lldb/source/API/SBThread.cpp
+1-1lldb/source/API/SBStructuredData.cpp
+1-1clang/test/OpenMP/map_struct_ordering.cpp
+1-1clang/test/OpenMP/irbuilder_for_unsigned_down.c
+1-1lldb/source/API/SBFormat.cpp
+0-2lldb/include/lldb/Target/Process.h
+1-1lldb/include/lldb/API/SBValueList.h
+1-1llvm/test/MC/AVR/hex-immediates.s
+1-1clang/test/Lexer/cxx-features.cpp
+0-2llvm/test/MC/AVR/inst-adiw.s
+1-1clang/test/Driver/fuchsia.c
+1-1clang/test/CodeGenCXX/pr45964-decomp-transform.cpp
+1-1clang/test/CodeGen/vla.c
+1-1llvm/test/MC/AVR/inst-brbc.s
+1-1llvm/test/MC/AVR/inst-brbs.s
+1-1llvm/test/MC/AVR/inst-brcc.s
+1-1llvm/test/MC/AVR/inst-brcs.s
+1-1clang/test/CodeGen/ubsan-pointer-overflow.m
+1-1llvm/test/MC/AVR/inst-breq.s
+1-1llvm/test/MC/AVR/inst-brge.s
+1-1llvm/test/MC/AVR/inst-brhc.s
+1-1llvm/test/MC/AVR/inst-brhs.s
+1-1llvm/test/MC/AVR/inst-brid.s
+1-1llvm/test/MC/AVR/inst-brie.s
+1-1llvm/test/MC/AVR/inst-brlo.s
+1-1llvm/test/MC/AVR/inst-brlt.s
+1-1llvm/test/MC/AVR/inst-brmi.s
+1-1llvm/test/MC/AVR/inst-brne.s
+1-1libcxx/include/__format/range_default_formatter.h
+1-1libcxx/include/__format/parser_std_format_spec.h
+1-1libcxx/include/__format/indic_conjunct_break_table.h
+1-1libcxx/include/__format/formatter_tuple.h
+1-1libcxx/include/__format/formatter_output.h
+1-1libcxx/include/__format/formatter_integral.h
+1-1llvm/test/lit.cfg.py
+1-1llvm/test/tools/llc/new-pm/pipeline.mir
+1-1llvm/test/tools/llc/new-pm/verify.mir
+1-1offload/plugins-nextgen/host/CMakeLists.txt
+1-1libcxx/include/__format/format_to_n_result.h
+2-0clang/include/clang/Basic/DiagnosticDriverKinds.td
+1-1libcxx/include/__format/format_string.h
+2-0llvm/tools/llvm-as/CMakeLists.txt
+2-0llvm/tools/llvm-link/CMakeLists.txt
+1-1libcxx/include/__format/format_parse_context.h
+1-1libcxx/include/__format/format_error.h
+2-0llvm/tools/opt/CMakeLists.txt
+1-1libcxx/include/__format/format_context.h
+1-1llvm/tools/opt/NewPMDriver.h
+1-1libcxx/include/__format/format_args.h
+1-1libcxx/include/__format/format_arg_store.h
+1-1libcxx/include/__format/format_arg.h
+1-1libcxx/include/__format/extended_grapheme_cluster_table.h
+1-1offload/test/CMakeLists.txt
+1-1libcxx/include/__format/escaped_output_table.h
+1-1libcxx/include/__format/enable_insertable.h
+1-1libcxx/include/__format/container_adaptor.h
+1-1libcxx/include/__format/buffer.h
+2-0libcxx/include/__exception/nested_exception.h
+1-1libcxx/include/__chrono/time_zone_link.h
+1-1libcxx/include/__chrono/statically_widen.h
+1-1libcxx/include/__chrono/parser_std_format_spec.h
+1-1libcxx/include/__chrono/leap_second.h
+1-1llvm/utils/TableGen/Basic/CMakeLists.txt
+2-0libcxx/include/__atomic/atomic.h
+1-1llvm/utils/TableGen/Common/CMakeLists.txt
+1-1libc/utils/HdrGen/PublicAPICommand.h
+1-1llvm/utils/TableGen/Common/CodeGenRegisters.cpp
+1-1offload/test/mapping/declare_mapper_nested_default_mappers_array.cpp
+1-1libc/utils/HdrGen/IncludeFileCommand.h
+1-1llvm/utils/TableGen/Common/SubtargetFeatureInfo.cpp
+1-1llvm/utils/TableGen/Common/SubtargetFeatureInfo.h
+1-1libc/utils/HdrGen/IncludeFileCommand.cpp
+1-1libc/utils/HdrGen/Command.h
+1-1libc/test/src/signal/CMakeLists.txt
+1-1llvm/utils/TableGen/ExegesisEmitter.cpp
+1-1libc/test/integration/startup/CMakeLists.txt
+1-1llvm/utils/TableGen/GlobalISelEmitter.cpp
+1-1libc/src/signal/sigaltstack.h
+1-1libc/src/signal/linux/sigaltstack.cpp
+1-1llvm/utils/TableGen/SubtargetEmitter.cpp
+1-1llvm/utils/TableGen/TableGen.cpp
+2-0libc/src/signal/linux/CMakeLists.txt
+1-1libc/src/setjmp/x86_64/setjmp.cpp
+1-1offload/test/mapping/declare_mapper_nested_default_mappers_array_subscript.cpp
+1-1libc/src/setjmp/x86_64/longjmp.cpp
+1-1offload/test/mapping/declare_mapper_nested_default_mappers_complex_structure.cpp
+1-1llvm/utils/gn/build/toolchain/target_flags.gni
+1-1llvm/utils/gn/gn.py
+1-1libc/src/setjmp/aarch64/longjmp.cpp
+1-1llvm/utils/gn/secondary/clang/include/clang/Config/BUILD.gn
+2-0llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn
+2-0llvm/utils/gn/secondary/llvm/include/llvm/Config/BUILD.gn
+2-0llvm/utils/gn/secondary/llvm/lib/Target/RISCV/BUILD.gn
+2-0llvm/utils/gn/secondary/llvm/lib/Transforms/Vectorize/BUILD.gn
+2-0llvm/utils/lit/tests/Inputs/shtest-glob/example_file1.input
+2-0llvm/utils/lit/tests/Inputs/shtest-glob/example_file2.input
+2-0llvm/utils/lit/tests/Inputs/shtest-glob/glob-echo.txt
+2-0llvm/utils/lit/tests/Inputs/shtest-glob/glob-mkdir.txt
+1-1offload/test/mapping/declare_mapper_nested_default_mappers_ptr_subscript.cpp
+1-1flang/test/Lower/common-block.f90
+1-1mlir/include/mlir/Dialect/AMDGPU/IR/AMDGPU.td
+1-1flang/test/Lower/OpenMP/delayed-privatization-firstprivate.f90
+1-1mlir/include/mlir/Dialect/EmitC/IR/EmitC.td
+1-1flang/test/Lower/OpenMP/delayed-privatization-allocatable-firstprivate.f90
+1-1offload/test/mapping/declare_mapper_nested_default_mappers_var.cpp
+1-1offload/test/mapping/map_both_pointer_pointee.c
+1-1flang/test/Lower/OpenMP/delayed-privatization-allocatable-array.f90
+1-1flang/test/Lower/OpenMP/copyprivate.f90
+1-1flang/test/Lower/OpenMP/array-bounds.f90
+1-1flang/test/Lower/OpenMP/DelayedPrivatization/equivalence.f90
+1-1flang/runtime/random.cpp
+1-1offload/test/mapping/target_pointers_members_map.cpp
+1-1flang/runtime/assign.cpp
+1-1flang/lib/Semantics/tools.cpp
+2-0flang/lib/Semantics/check-cuda.h
+1-1llvm/lib/IR/ConstantsContext.h
+1-1flang/include/flang/Tools/CLOptions.inc
+2-0flang/include/flang/Semantics/semantics.h
+1-1flang/include/flang/Semantics/expression.h
+1-1flang/include/flang/Runtime/descriptor.h
+2-0mlir/lib/Conversion/TensorToSPIRV/TensorToSPIRV.cpp
+1-1flang/include/flang/Optimizer/OpenMP/Passes.td
+1-1flang/include/flang/Common/Fortran-features.h
+1-1compiler-rt/www/index.html
+1-1compiler-rt/test/profile/ContinuousSyncMode/set-file-object.c
+1-1compiler-rt/test/profile/ContinuousSyncMode/runtime-counter-relocation.c
+2-0clang/docs/LanguageExtensions.rst
+1-1compiler-rt/lib/scudo/standalone/primary64.h
+1-1compiler-rt/lib/scudo/standalone/primary32.h
+1-1compiler-rt/lib/profile/InstrProfilingPlatformFuchsia.c
+1-1compiler-rt/lib/builtins/divsc3.c
+2-0compiler-rt/CMakeLists.txt
+1-1clang/utils/TableGen/ClangSyntaxEmitter.cpp
+1-1clang/tools/scan-view/share/startfile.py
+1-1clang/tools/scan-build-py/tests/functional/cases/test_create_cdb.py
+1-1mlir/lib/Tools/lsp-server-support/Transport.cpp
+1-1mlir/lib/Tools/mlir-tblgen/MlirTblgenMain.cpp
+2-0clang/tools/driver/driver.cpp
+2-0clang/tools/driver/CMakeLists.txt
+1-1clang/tools/clang-format/git-clang-format.bat
+1-1mlir/python/mlir/dialects/scf.py
+1-1clang/tools/clang-format/ClangFormat.cpp
+1-1llvm/test/CodeGen/BPF/remove_truncate_8.ll
+1-1clang/test/SemaHLSL/resource_binding_attr_error.hlsl
+1-1mlir/test/Conversion/ArmSMEToSCF/arm-sme-to-scf.mlir
+1-1llvm/test/CodeGen/BPF/rodata_6.ll
+1-1llvm/test/CodeGen/BPF/rodata_7.ll
+1-1llvm/test/CodeGen/BPF/sanity.ll
+1-1llvm/test/CodeGen/BPF/setcc.ll
+1-1llvm/test/CodeGen/BPF/shifts.ll
+1-1llvm/test/CodeGen/BPF/sockex2.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_3.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_2.ll
+1-1llvm/test/CodeGen/BPF/remove_truncate_1.ll
+1-1llvm/test/CodeGen/BPF/pr57872.ll
+1-1llvm/test/CodeGen/BPF/objdump_trivial.ll
+1-1llvm/test/CodeGen/BPF/objdump_nop.ll
+1-1llvm/test/CodeGen/BPF/objdump_cond_op_2.ll
+1-1llvm/test/CodeGen/BPF/objdump_cond_op.ll
+1-1llvm/test/CodeGen/BPF/many_args1.ll
+1-1llvm/test/CodeGen/BPF/loops.ll
+1-1llvm/test/CodeGen/BPF/load.ll
+1-1llvm/test/CodeGen/BPF/fi_ri.ll
+1-1llvm/test/CodeGen/BPF/ex1.ll
+1-1llvm/test/CodeGen/BPF/cttz-ctlz.ll
+1-1llvm/test/CodeGen/BPF/cmp.ll
+1-1llvm/test/CodeGen/BPF/cc_ret.ll
+1-1llvm/test/CodeGen/BPF/cc_args_be.ll
+1-1llvm/test/CodeGen/BPF/cc_args.ll
+1-1llvm/test/CodeGen/Hexagon/two-addr-tied-subregs.mir
+1-1llvm/test/CodeGen/BPF/bpf-fastcall-2.ll
+1-1llvm/test/CodeGen/BPF/basictest.ll
+1-1llvm/test/CodeGen/BPF/atomics_2.ll
+1-1clang/test/OpenMP/task_codegen.c
+1-1llvm/test/CodeGen/BPF/alu8.ll
+1-1llvm/test/CodeGen/BPF/adjust-opt-icmp6.ll
+1-1llvm/test/CodeGen/BPF/adjust-opt-icmp5.ll
+1-1llvm/test/CodeGen/BPF/adjust-opt-icmp4.ll
+1-1llvm/test/CodeGen/BPF/adjust-opt-icmp3.ll
+1-1llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll
+1-1llvm/test/CodeGen/BPF/32-bit-subreg-cond-select.ll
+1-1llvm/test/CodeGen/MLRegAlloc/dev-mode-extra-features-logging.ll
+1-1llvm/test/CodeGen/PowerPC/2013-07-01-PHIElimBug.mir
+1-1llvm/test/CodeGen/AMDGPU/twoaddr-wmma.mir
+1-1llvm/test/CodeGen/AMDGPU/twoaddr-mad.mir
+1-1llvm/test/CodeGen/AMDGPU/twoaddr-fma-f64.mir
+1-1llvm/test/CodeGen/PowerPC/livevars-crash1.mir
+1-1llvm/test/CodeGen/PowerPC/livevars-crash2.mir
+1-1llvm/test/CodeGen/AMDGPU/stale-livevar-in-twoaddr-pass.mir
+1-1llvm/test/CodeGen/AMDGPU/split-mbb-lis-subrange.mir
+1-1llvm/test/CodeGen/AMDGPU/phi-elimination-end-cf.mir
+1-1llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/vec-args-bf16-err.ll
+1-1llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/vec-args-f16-err.ll
+2-0llvm/test/CodeGen/AMDGPU/llvm.minimum.f32.ll
+2-0llvm/test/CodeGen/AMDGPU/llvm.maximum.f32.ll
+1-1llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wave.id.ll
+1-1llvm/test/CodeGen/AMDGPU/gfx11-twoaddr-fma.mir
+1-1llvm/test/CodeGen/AMDGPU/early-lis-two-address-partial-def.mir
+1-1llvm/test/CodeGen/AMDGPU/GlobalISel/twoaddr-extract-dyn-v7f64.mir
+2-0llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll
+1-1llvm/test/CodeGen/AArch64/statepoint-twoaddr.mir
+1-1llvm/test/CodeGen/AArch64/aarch64-bit-gen.ll
+1-1llvm/test/CodeGen/AArch64/aarch64-bif-gen.ll
+1-1llvm/test/CodeGen/AArch64/PHIElimination-debugloc.mir
+1-1llvm/test/CodeGen/AArch64/PHIElimination-crash.mir
+1-1clang/test/OpenMP/target_map_nest_defalut_mapper_codegen.cpp
+1-1clang/test/OpenMP/target_map_deref_array_codegen.cpp
+1-1llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp
+1-1llvm/lib/Target/WebAssembly/WebAssemblyLateEHPrepare.cpp
+1-1llvm/lib/Target/WebAssembly/WebAssemblyISelDAGToDAG.cpp
+1-1llvm/lib/Target/WebAssembly/WebAssemblyDebugFixup.cpp
+1-1llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.h
+1-1llvm/lib/Target/SystemZ/SystemZISelLowering.cpp
+1-1llvm/lib/Target/RISCV/RISCVTargetObjectFile.cpp
+1-1llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
+1-1llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp
+1-1llvm/test/CodeGen/RISCV/rvv/copyprop.mir
+2-0llvm/lib/Target/RISCV/CMakeLists.txt
+1-1llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp
+1-1llvm/lib/Target/LoongArch/MCTargetDesc/LoongArchMCTargetDesc.cpp
+2-0llvm/lib/Target/DirectX/DXILTranslateMetadata.cpp
+2-0llvm/lib/Target/DirectX/DXILPrepare.cpp
+2-0llvm/lib/Target/BPF/BPFSubtarget.cpp
+2-0llvm/lib/Target/BPF/BPF.h
+2-0llvm/lib/Target/AMDGPU/SIInstrInfo.h
+2-0llvm/lib/Target/AMDGPU/GCNSubtarget.h
+1-1llvm/lib/Target/AMDGPU/GCNSubtarget.cpp
+2-0llvm/lib/Target/AMDGPU/AMDGPUPassRegistry.def
+2-0llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h
+1-1clang/test/OpenMP/target_map_codegen_27.cpp
+1-1llvm/lib/Target/AArch64/AArch64TargetMachine.cpp
+1-1llvm/lib/Support/Unix/Program.inc
+1-1llvm/lib/Support/MemoryBuffer.cpp
+1-1llvm/lib/ObjectYAML/MinidumpYAML.cpp
+2-0llvm/lib/MC/MCSectionELF.cpp
+2-0llvm/lib/MC/MCParser/ELFAsmParser.cpp
+1-1llvm/lib/MC/MCAsmStreamer.cpp
+1-1clang/test/OpenMP/target_map_codegen_01.cpp
+1-1libcxx/test/std/input.output/filesystems/fs.op.funcs/fs.op.last_write_time/last_write_time.pass.cpp
+2-0clang/include/clang/Basic/BuiltinsAMDGPU.def
+2-0libcxx/test/std/containers/views/mdspan/layout_stride/required_span_size.pass.cpp
+2-0libcxx/test/std/containers/views/mdspan/layout_right/index_operator.pass.cpp
+1-1llvm/test/TableGen/GlobalISelCombinerEmitter/match-table-imms.td
+1-1llvm/test/TableGen/GlobalISelEmitter.td
+1-1libcxx/test/std/containers/views/mdspan/layout_left/required_span_size.pass.cpp
+2-0libcxx/test/std/containers/views/mdspan/layout_left/index_operator.pass.cpp
+1-1libcxx/test/benchmarks/VariantBenchmarks.h
+1-1libcxx/test/benchmarks/ContainerBenchmarks.h
+1-1libcxx/src/system_error.cpp
+2-0llvm/test/Transforms/Attributor/assumes_info.ll
+1-1llvm/test/Transforms/Attributor/memory_locations.ll
+1-1libcxx/src/memory_resource.cpp
+1-1llvm/test/Transforms/Attributor/range.ll
+1-1libcxx/src/locale.cpp
+1-1libcxx/src/include/refstring.h
+1-1libcxx/src/include/atomic_support.h
+1-1libcxx/src/filesystem/time_utils.h
+1-1libcxx/src/filesystem/posix_compat.h
+1-1libcxx/src/filesystem/format_string.h
+1-1libcxx/src/filesystem/file_descriptor.h
+1-1libcxx/src/filesystem/error.h
+1-1libcxx/modules/std/format.inc
+2-0libcxx/include/variant
+2-0libcxx/include/unordered_set
+2-0libcxx/include/unordered_map
+1-1llvm/test/Transforms/InstCombine/compare-unescaped.ll
+1-1llvm/test/Transforms/InstCombine/gep-combine-loop-invariant.ll
+1-1llvm/test/Transforms/InstCombine/indexed-gep-compares.ll
+1-1libcxx/include/span
+1-1libcxx/include/cwchar
+1-1libcxx/include/cuchar
+1-1libcxx/include/ctime
+2-0llvm/test/Transforms/LoopIdiom/LoongArch/lit.local.cfg
+1-1libcxx/include/cstring
+1-1libcxx/include/cstdlib
+1-1libcxx/include/cstdio
+1-1llvm/test/Transforms/LoopVectorize/ARM/mve-reduction-predselect.ll
+1-1llvm/test/Transforms/LoopVectorize/ARM/mve-reduction-types.ll
+1-1llvm/test/Transforms/LoopVectorize/ARM/mve-selectandorcost.ll
+1-1llvm/test/Transforms/LoopVectorize/ARM/sphinx.ll
+1-1llvm/test/Transforms/LoopVectorize/PowerPC/widened-massv-call.ll
+1-1libcxx/include/__type_traits/type_list.h
+1-1libcxx/include/__type_traits/result_of.h
+1-1libcxx/include/__type_traits/remove_extent.h
+1-1clang/include/clang/CodeGen/CodeGenAction.h
+1-1libcxx/include/__type_traits/remove_all_extents.h
+1-1libcxx/include/__type_traits/rank.h
+1-1libcxx/include/__type_traits/is_trivially_lexicographically_comparable.h
+1-1llvm/test/Transforms/LoopVectorize/RISCV/vplan-vp-intrinsics.ll
+1-1libcxx/include/__type_traits/is_swappable.h
+1-1llvm/test/Transforms/LoopVectorize/X86/cost-model.ll
+1-1libcxx/include/__type_traits/is_null_pointer.h
+1-1llvm/test/Transforms/LoopVectorize/X86/reduction-fastmath.ll
+1-1libcxx/include/__type_traits/is_nothrow_destructible.h
+1-1libcxx/include/__type_traits/is_bounded_array.h
+1-1llvm/test/Transforms/LoopVectorize/interleaved-accesses.ll
+1-1llvm/test/Transforms/LoopVectorize/reduction-inloop-pred.ll
+1-1llvm/test/Transforms/LoopVectorize/reduction-inloop.ll
+1-1clang/include/clang/Basic/SourceManager.h
+1-1llvm/test/Transforms/LoopVectorize/reduction.ll
+1-1libcxx/include/__type_traits/is_array.h
+1-1libcxx/include/__type_traits/is_allocator.h
+1-1libcxx/include/__type_traits/extent.h
+1-1libcxx/include/__type_traits/alignment_of.h
+1-1libcxx/include/__type_traits/aligned_union.h
+2-0clang/include/clang/Basic/Features.def
+1-1libcxx/include/__type_traits/aligned_storage.h
+1-1libcxx/include/__tuple/tuple_like_no_subrange.h
+1-1libcxx/include/__tuple/tuple_like_ext.h
+1-1clang/include/clang/Basic/DiagnosticIDs.h
+1-1libcxx/include/__tuple/tuple_indices.h
+1-1libcxx/include/__tuple/tuple_element.h
+1-1libcxx/include/__tuple/sfinae_helpers.h
+1-1libcxx/include/__tuple/make_tuple_types.h
+1-1libcxx/include/__tuple/find_index.h
+2-0libcxx/include/__string/constexpr_c_functions.h
+2-0libcxx/include/__random/seed_seq.h
+1-1llvm/test/Transforms/SLPVectorizer/X86/extractelements-vector-ops-shuffle.ll
+2-0libcxx/include/__memory/shared_ptr.h
+1-1libcxx/include/__memory/allocator.h
+1-1libcxx/include/__mdspan/extents.h
+2-0libcxx/include/__iterator/iterator_traits.h
+1-1libcxx/include/__fwd/tuple.h
+1-1libcxx/include/__fwd/subrange.h
+1-1libcxx/include/__fwd/span.h
+1-1libcxx/include/__fwd/pair.h
+1-1libcxx/include/__fwd/format.h
+1-1libcxx/include/__fwd/complex.h
+1-1libcxx/include/__format/width_estimation_table.h
+1-1libcxx/include/__format/unicode.h
+1-1offload/plugins-nextgen/cuda/src/rtl.cpp
+1-1libcxx/include/__format/range_formatter.h
+1-0libcxx/include/__filesystem/path.h
+1-0libcxx/test/std/numerics/bit/bitops.rot/rotl.pass.cpp
+1-0libcxx/test/std/numerics/bit/bitops.count/popcount.pass.cpp
+1-0libcxx/test/std/numerics/bit/bitops.count/countr_zero.pass.cpp
+1-0libcxx/test/std/numerics/bit/bitops.count/countr_one.pass.cpp
+1-0libcxx/test/std/numerics/bit/bitops.count/countl_zero.pass.cpp
+1-0libcxx/test/std/numerics/bit/bitops.count/countl_one.pass.cpp
+1-0libcxx/test/std/numerics/bit/bit.pow.two/has_single_bit.pass.cpp
+1-0libcxx/test/std/numerics/bit/bit.pow.two/bit_width.pass.cpp
+1-0libcxx/test/std/numerics/bit/bit.pow.two/bit_floor.pass.cpp
+1-0libcxx/test/std/numerics/bit/bit.pow.two/bit_ceil.pass.cpp
+1-0libcxx/include/__filesystem/directory_entry.h
+1-0libcxx/test/std/containers/views/mdspan/mdspan/index_operator.pass.cpp
+1-0libcxx/test/std/time/time.zone/time.zone.zonedtime/test_offset_time_zone.h
+1-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/sys_time.pass.cpp
+1-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.ctor/time_zone_pointer.pass.cpp
+1-0llvm/test/CodeGen/AMDGPU/vop-shrink-non-ssa.mir
+0-1llvm/test/CodeGen/RISCV/rvv/vminu-vp.ll
+1-0clang-tools-extra/clangd/SemanticHighlighting.cpp
+1-0lldb/source/Plugins/LanguageRuntime/CPlusPlus/ItaniumABI/ItaniumABILanguageRuntime.cpp
+1-0lldb/test/API/api/multiple-debuggers/TestMultipleDebuggers.py
+1-0libcxx/test/std/numerics/bit/bitops.rot/rotr.pass.cpp
+1-0llvm/test/Other/new-pm-thinlto-postlink-samplepgo-defaults.ll
+1-0llvm/test/Other/new-pm-thinlto-prelink-pgo-defaults.ll
+1-0llvm/test/Other/new-pm-thinlto-prelink-samplepgo-defaults.ll
+1-0llvm/test/CodeGen/AMDGPU/vop-shrink-frame-index.mir
+1-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.members/get_local_time.pass.cpp
+1-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.members/get_sys_time.pass.cpp
+1-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.members/get_time_zone.pass.cpp
+1-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.members/operator_local_time.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/layout_stride/ctor.default.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/layout_right/required_span_size.pass.cpp
+1-0llvm/test/CodeGen/AMDGPU/v_swap_b32.mir
+1-0libcxx/test/std/time/time.zone/time.zone.zonedtime/time.zone.zonedtime.members/operator_sys_time.pass.cpp
+1-0libcxx/test/std/utilities/charconv/charconv.syn/from_chars_result.operator_bool.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/layout_right/ctor.extents.pass.cpp
+1-0compiler-rt/include/CMakeLists.txt
+1-0libcxx/test/std/containers/views/mdspan/layout_right/ctor.default.pass.cpp
+0-1llvm/lib/Transforms/IPO/CMakeLists.txt
+1-0libcxx/include/__charconv/to_chars_integral.h
+1-0clang/lib/AST/ByteCode/InterpStack.h
+1-0libcxx/test/std/utilities/charconv/charconv.syn/from_chars_result.pass.cpp
+1-0libcxx/test/std/utilities/charconv/charconv.syn/to_chars_result.operator_bool.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/layout_left/ctor.extents.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/layout_left/ctor.default.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/extents/obs_static.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/extents/index_type.verify.cpp
+1-0libcxx/test/std/containers/views/mdspan/extents/dims.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/extents/dextents.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/extents/ctad.pass.cpp
+1-0libcxx/test/std/containers/views/mdspan/CustomTestLayouts.h
+1-0libcxx/test/libcxx/thread/thread.stoptoken/intrusive_shared_ptr.pass.cpp
+1-0libcxx/test/libcxx/thread/thread.stoptoken/intrusive_list_view.pass.cpp
+1-0clang/utils/TableGen/TableGenBackends.h
+1-0llvm/lib/Target/X86/X86TargetMachine.cpp
+1-0libcxx/include/__algorithm/ranges_minmax.h
+1-0clang/include/clang/AST/TextNodeDumper.h
+1-0llvm/test/Transforms/Attributor/cb_liveness_disabled.ll
+1-0llvm/test/Transforms/Attributor/cb_liveness_enabled.ll
+1-0clang/unittests/Driver/GCCVersionTest.cpp
+0-1llvm/test/CodeGen/RISCV/rvv/vmin-vp.ll
+1-0mlir/lib/Target/LLVMIR/Dialect/NVVM/NVVMToLLVMIRTranslation.cpp
+1-0llvm/lib/Target/X86/X86.h
+1-0clang/lib/AST/ExprClassification.cpp
+1-0clang/tools/libclang/CXCursor.cpp
+1-0llvm/lib/Target/DirectX/DXILPrettyPrinter.cpp
+0-1llvm/lib/LTO/CMakeLists.txt
+0-1libc/test/src/setjmp/CMakeLists.txt
+1-0llvm/test/CodeGen/PowerPC/machine-cse-rm-pre.mir
+1-0llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h
+1-0llvm/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir
+1-0llvm/test/CodeGen/AMDGPU/shrink-true16.mir
+1-0libc/src/signal/linux/signal.cpp
+1-0libcxx/include/typeinfo
+1-0llvm/test/CodeGen/AMDGPU/shrink-insts-scalar-bit-ops.mir
+1-0clang/test/SemaObjC/non-trivial-c-union.m
+1-0libcxx/test/std/utilities/charconv/charconv.syn/to_chars_result.pass.cpp
+1-0libcxx/include/future
+1-0libcxx/include/experimental/__simd/vec_ext.h
+1-0libcxx/include/experimental/__simd/simd_mask.h
+1-0clang-tools-extra/clangd/DumpAST.cpp
+1-0libcxx/include/experimental/__simd/simd.h
+1-0libcxx/include/experimental/__simd/scalar.h
+1-0libcxx/include/experimental/__simd/reference.h
+1-0llvm/test/CodeGen/AMDGPU/shrink-instructions-illegal-fold.mir
+1-0libcxx/utils/libcxx/test/features.py
+1-0llvm/test/CodeGen/AMDGPU/shrink-instructions-flags.mir
+1-0llvm/test/CodeGen/AMDGPU/shrink-i32-kimm.mir
+0-1clang/test/SemaCXX/type-traits.cpp
+1-0clang/lib/Basic/Targets/X86.cpp
+1-0clang/test/Sema/pre-c2x-compat.c
+1-0lld/ELF/Options.td
+1-0clang/include/clang/Support/RISCVVIntrinsicUtils.h
+1-0clang-tools-extra/clangd/unittests/SerializationTests.cpp
+1-0libcxx/include/any
+1-0libcxx/include/__utility/swap.h
+1-0lld/MachO/SectionPriorities.cpp
+0-1llvm/test/MC/AVR/syntax-reg-pair.s
+1-0llvm/include/llvm/IR/IntrinsicsSPIRV.td
+1-0llvm/test/CodeGen/AMDGPU/memory-legalizer-invalid-syncscope.ll
+1-0lldb/test/API/tools/lldb-server/TestGdbRemoteLaunch.py
+1-0llvm/lib/Target/BPF/CMakeLists.txt
+1-0llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn
+1-0libcxx/include/__utility/pair.h
+1-0libcxx/include/__utility/in_place.h
+1-0llvm/lib/Target/BPF/BPFTargetMachine.cpp
+1-0clang/include/clang/Interpreter/Value.h
+1-0llvm/utils/gn/secondary/compiler-rt/include/BUILD.gn
+1-0clang/lib/CodeGen/CGHLSLRuntime.h
+1-0llvm/utils/gn/secondary/lld/test/BUILD.gn
+1-0llvm/test/CodeGen/AMDGPU/load-store-opt-scc.mir
+0-1llvm/utils/gn/secondary/llvm/lib/LTO/BUILD.gn
+1-0llvm/utils/gn/secondary/llvm/lib/SandboxIR/BUILD.gn
+1-0llvm/utils/gn/secondary/llvm/lib/Target/BPF/BUILD.gn
+1-0llvm/test/CodeGen/Thumb/machine-cse-physreg.mir
+0-1llvm/utils/gn/secondary/llvm/lib/Transforms/IPO/BUILD.gn
+1-0llvm/utils/gn/secondary/llvm/lib/Transforms/Instrumentation/BUILD.gn
+1-0llvm/test/CodeGen/AMDGPU/load-store-opt-dlc.mir
+1-0llvm/utils/gn/secondary/llvm/tools/llvm-profdata/BUILD.gn
+0-1llvm/test/MC/AVR/syntax-reg-int-literal.s
+1-0llvm/utils/gn/secondary/llvm/unittests/SandboxIR/BUILD.gn
+1-0llvm/utils/gn/secondary/llvm/unittests/Support/BUILD.gn
+1-0llvm/test/MC/AVR/relocations.s
+1-0llvm/utils/gn/secondary/llvm/unittests/Transforms/IPO/BUILD.gn
+1-0llvm/utils/lit/lit/TestingConfig.py
+1-0llvm/utils/lit/lit/llvm/config.py
+1-0llvm/test/CodeGen/AMDGPU/load-constant-i32.ll
+1-0llvm/lib/Target/SystemZ/MCTargetDesc/SystemZELFObjectWriter.cpp
+1-0llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h
+1-0llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
+1-0flang/test/lit.site.cfg.py.in
+1-0clang/lib/Driver/ToolChains/Cuda.cpp
+1-0llvm/utils/release/build_llvm_release.bat
+1-0flang/test/Semantics/realkinds-aarch64-01.f90
+1-0clang/include/clang/Tooling/Inclusions/StandardLibrary.h
+1-0flang/test/Semantics/modfile26.f90
+1-0utils/bazel/llvm-project-overlay/clang-tools-extra/clangd/BUILD.bazel
+1-0bolt/tools/merge-fdata/merge-fdata.cpp
+1-0flang/test/Semantics/kinds03.f90
+0-1llvm/test/CodeGen/RISCV/rvv/vmaxu-vp.ll
+1-0llvm/test/CodeGen/AMDGPU/fold-multiple.mir
+1-0llvm/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir
+1-0lldb/test/API/tools/lldb-server/TestLldbGdbServer.py
+1-0lldb/test/API/tools/lldb-server/TestNonStop.py
+1-0llvm/lib/Object/ELF.cpp
+1-0llvm/test/CodeGen/AMDGPU/copyprop_regsequence_with_undef.mir
+1-0libcxx/include/__ranges/subrange.h
+1-0libcxx/include/__random/subtract_with_carry_engine.h
+1-0llvm/test/CodeGen/AMDGPU/cmp_shrink.mir
+1-0libcxx/include/__random/mersenne_twister_engine.h
+1-0libcxx/include/__memory/uses_allocator.h
+1-0libcxx/include/__memory/unique_ptr.h
+1-0libcxx/include/__memory/uninitialized_algorithms.h
+0-1llvm/include/llvm/IR/User.h
+1-0llvm/test/CodeGen/AMDGPU/GlobalISel/no-cse-nonlocal-convergent-instrs.mir
+1-0libcxx/include/__memory/pointer_traits.h
+1-0llvm/lib/Target/AMDGPU/AMDGPUGISel.td
+1-0libcxx/include/__mdspan/layout_right.h
+1-0libcxx/include/__mdspan/layout_left.h
+1-0llvm/test/CodeGen/AArch64/sve-pfalse-machine-cse.mir
+0-1libcxx/include/__math/remainder.h
+0-1libcxx/include/__math/copysign.h
+1-0libcxx/include/__iterator/wrap_iter.h
+1-0flang/test/Lower/Intrinsics/ieee_unordered.f90
+1-0libcxx/include/__iterator/concepts.h
+0-1llvm/test/MC/AVR/inst-lds.s
+1-0flang/test/Lower/Intrinsics/ieee_class_queries.f90
+1-0mlir/include/mlir/Dialect/Tosa/IR/TosaOps.td
+1-0flang/test/Evaluate/folding07.f90
+1-0flang/test/Evaluate/fold-out_of_range.f90
+0-1llvm/test/CodeGen/RISCV/rvv/vmax-vp.ll
+0-1llvm/test/CodeGen/RISCV/rvv/vadd-vp.ll
+1-0llvm/include/llvm/BinaryFormat/ELF.h
+1-0bolt/lib/Profile/YAMLProfileReader.cpp
+1-0llvm/include/llvm/Transforms/IPO/SampleProfileMatcher.h
+1-0clang/lib/Driver/ToolChains/MinGW.cpp
+1-0llvm/test/CodeGen/Thumb/machine-cse-deadreg.mir
+1-0clang/lib/Driver/ToolChains/WebAssembly.cpp
+1-0llvm/lib/Target/LoongArch/LoongArchTargetTransformInfo.h
+1-0clang/lib/Sema/CheckExprLifetime.h
+1-0llvm/test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir
+1-0llvm/test/Unit/lit.cfg.py
+0-1llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll
+1-0llvm/include/llvm/MC/MCExpr.h
+1-0llvm/test/CodeGen/RISCV/rvv/vselect-fp.ll
+1-0llvm/test/tools/llvm-ml/run.asm
+1-0llvm/lib/Transforms/Vectorize/VPlanValue.h
+1-0clang/lib/Sema/SemaExceptionSpec.cpp
+1-0llvm/include/llvm/Analysis/SyntheticCountsUtils.h
+0-1clang/lib/Sema/SemaLambda.cpp
+1-0clang-tools-extra/clangd/unittests/ClangdTests.cpp
+1-0llvm/lib/Transforms/Utils/CodeExtractor.cpp
+1-0clang-tools-extra/clangd/Feature.cpp
+1-0llvm/tools/llvm-ml/Opts.td
+1-0clang-tools-extra/clangd/unittests/CompileCommandsTests.cpp
+1-0llvm/test/CodeGen/M68k/pipeline.ll
+1-0clang/test/CXX/drs/cwg5xx.cpp
+1-0clang-tools-extra/docs/clang-tidy/Contributing.rst
+0-1compiler-rt/test/sanitizer_common/TestCases/Linux/soft_rss_limit_mb_test.cpp
+0-1llvm/test/Instrumentation/PGOForceFunctionAttrs/basic.ll
+1-0llvm/test/DebugInfo/MIR/X86/machine-cse.mir
+0-1llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp
+1-0llvm/lib/Transforms/Instrumentation/CMakeLists.txt
+1-0llvm/test/CodeGen/X86/cse-two-preds.mir
+0-0lldb/test/API/functionalities/postmortem/elf-core/linux-riscv64.core
+0-0lldb/test/API/functionalities/postmortem/elf-core/linux-riscv64.out
+0-0lldb/test/API/functionalities/postmortem/elf-core/linux-riscv64.gpr_only.out
+0-0lldb/test/API/functionalities/postmortem/elf-core/linux-riscv64.gpr_only.core
+0-0lldb/test/API/functionalities/postmortem/elf-core/linux-riscv64.gpr_fpr.core
+0-0lldb/test/API/functionalities/postmortem/elf-core/linux-riscv64.gpr_fpr.out
+431,905-511,3794,112 files

UnifiedSplitRaw