LLVM / project / 2501ae5 / [CodeGen] Really renumber slot indexes before register allocation (#67038)

LLVM/project 2501ae5 — llvm/lib/CodeGen SlotIndexes.cpp, llvm/test/CodeGen/AArch64 neon-dotreduce.ll fexplog.ll

Oct 9, 2023 by Jay Foad via GitHub on ⎇

main

[CodeGen] Really renumber slot indexes before register allocation (#67038)

PR #66334 tried to renumber slot indexes before register allocation, but
the numbering was still affected by list entries for instructions which
had been erased. Fix this to make the register allocator's live range
length heuristics even less dependent on the history of how instructions
have been added to and removed from SlotIndexes's maps.

Delta		File
+11,968	-11,976	llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-7.ll
+11,080	-11,094	llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-7.ll
+9,435	-9,540	llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-7.ll
+9,201	-9,175	llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-8.ll
+8,567	-8,670	llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-7.ll
+5,428	-9,514	llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-6.ll
+6,658	-6,668	llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-7.ll
+5,291	-7,979	llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-7.ll
+6,604	-6,631	llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-6.ll
+6,166	-6,287	llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-8.ll
+5,807	-5,817	llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-6.ll
+5,757	-5,750	llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-7.ll
+5,562	-5,560	llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-8.ll
+5,542	-5,570	llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-8.ll
+5,410	-5,495	llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-7.ll
+5,216	-5,242	llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-6.ll
+4,789	-4,868	llvm/test/CodeGen/X86/mul-i1024.ll
+4,323	-4,343	llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-5.ll
+4,132	-4,126	llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-6.ll
+3,674	-3,682	llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-8.ll
+3,579	-3,564	llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-8.ll
+3,490	-3,486	llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-5.ll
+3,436	-3,416	llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-8.ll
+3,389	-3,397	llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-8.ll
+3,364	-3,402	llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-6.ll
+3,049	-3,067	llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-6.ll
+2,886	-2,914	llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-6.ll
+2,777	-2,755	llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-5.ll
+2,684	-2,684	llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-5.ll
+2,623	-2,612	llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-5.ll
+2,549	-2,568	llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-5.ll
+2,481	-2,482	llvm/test/CodeGen/X86/vector-replicaton-i1-mask.ll
+2,411	-2,412	llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-4.ll
+2,119	-2,134	llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-5.ll
+2,124	-2,115	llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-5.ll
+2,082	-2,124	llvm/test/CodeGen/X86/matrix-multiply.ll
+1,940	-1,959	llvm/test/CodeGen/X86/wide-scalar-shift-legalization.ll
+1,873	-1,875	llvm/test/CodeGen/AMDGPU/load-constant-i1.ll
+1,861	-1,875	llvm/test/CodeGen/AMDGPU/load-constant-i8.ll
+1,734	-1,713	llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-4.ll
+1,658	-1,656	llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-3.ll
+1,621	-1,625	llvm/test/CodeGen/AMDGPU/load-global-i16.ll
+1,563	-1,566	llvm/test/CodeGen/AMDGPU/GlobalISel/sdiv.i64.ll
+1,521	-1,539	llvm/test/CodeGen/X86/unfold-masked-merge-vector-variablemask.ll
+1,367	-1,369	llvm/test/CodeGen/AMDGPU/vni8-across-blocks.ll
+1,300	-1,313	llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-3.ll
+1,251	-1,266	llvm/test/CodeGen/AMDGPU/load-constant-i16.ll
+1,191	-1,210	llvm/test/CodeGen/X86/mul-i512.ll
+1,092	-1,097	llvm/test/CodeGen/AMDGPU/GlobalISel/srem.i64.ll
+1,077	-1,092	llvm/test/CodeGen/AMDGPU/spill-scavenge-offset.ll
+1,051	-1,048	llvm/test/CodeGen/X86/smulo-128-legalisation-lowering.ll
+963	-949	llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-4.ll
+951	-953	llvm/test/CodeGen/X86/vec_smulo.ll
+949	-942	llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-4.ll
+943	-941	llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-4.ll
+930	-930	llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-4.ll
+906	-883	llvm/test/CodeGen/Thumb2/mve-fptosi-sat-vector.ll
+883	-883	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-gather.ll
+798	-798	llvm/test/CodeGen/AArch64/neon-dotreduce.ll
+735	-738	llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-4.ll
+711	-728	llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-3.ll
+712	-715	llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-3.ll
+701	-701	llvm/test/CodeGen/X86/vector-bo-select.ll
+698	-701	llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-3.ll
+657	-699	llvm/test/CodeGen/X86/subvectorwise-store-of-vector-splat.ll
+658	-659	llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-3.ll
+619	-618	llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-3.ll
+595	-595	llvm/test/CodeGen/RISCV/wide-scalar-shift-legalization.ll
+554	-556	llvm/test/CodeGen/Thumb2/mve-vecreduce-mlapred.ll
+544	-542	llvm/test/CodeGen/Hexagon/autohvx/int-to-fp.ll
+530	-538	llvm/test/CodeGen/X86/vec_umulo.ll
+523	-540	llvm/test/CodeGen/X86/smul-with-overflow.ll
+539	-523	llvm/test/CodeGen/X86/avx512-calling-conv.ll
+513	-516	llvm/test/CodeGen/Thumb2/mve-vst3.ll
+516	-508	llvm/test/CodeGen/Thumb2/mve-fptoui-sat-vector.ll
+377	-637	llvm/test/CodeGen/Thumb2/mve-vld3.ll
+474	-498	llvm/test/CodeGen/ARM/aes-erratum-fix.ll
+463	-463	llvm/test/CodeGen/X86/vector-trunc-ssat.ll
+440	-442	llvm/test/CodeGen/Thumb2/mve-vecreduce-addpred.ll
+435	-430	llvm/test/CodeGen/AArch64/fexplog.ll
+413	-413	llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll
+405	-405	llvm/test/CodeGen/X86/widen_bitcnt.ll
+371	-371	llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-2.ll
+343	-395	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access.ll
+368	-368	llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll
+367	-367	llvm/test/CodeGen/X86/vector-trunc-usat.ll
+360	-360	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-rcpc3.ll
+360	-360	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-v8a.ll
+360	-360	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-rcpc.ll
+360	-360	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-lse2.ll
+349	-358	llvm/test/CodeGen/X86/div-rem-pair-recomposition-signed.ll
+350	-350	llvm/test/CodeGen/X86/avg.ll
+338	-334	llvm/test/CodeGen/Thumb2/mve-gather-increment.ll
+330	-330	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-lse2.ll
+330	-330	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-rcpc.ll
+330	-330	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-rcpc3.ll
+330	-330	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-v8a.ll
+327	-327	llvm/test/CodeGen/ARM/fpclamptosat_vec.ll
+328	-324	llvm/test/CodeGen/RISCV/wide-scalar-shift-by-byte-multiple-legalization.ll
+311	-315	llvm/test/CodeGen/X86/umul-with-overflow.ll
+310	-310	llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll
+302	-302	llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sched.group.barrier.ll
+298	-304	llvm/test/CodeGen/X86/div-rem-pair-recomposition-unsigned.ll
+302	-296	llvm/test/CodeGen/AMDGPU/gfx-callable-return-types.ll
+296	-297	llvm/test/CodeGen/AMDGPU/GlobalISel/udivrem.ll
+290	-290	llvm/test/CodeGen/X86/min-legal-vector-width.ll
+286	-286	llvm/test/CodeGen/AArch64/fptosi-sat-vector.ll
+281	-280	llvm/test/CodeGen/Thumb2/mve-satmul-loops.ll
+280	-280	llvm/test/CodeGen/CSKY/atomic-rmw.ll
+274	-273	llvm/test/CodeGen/X86/vector-bitreverse.ll
+317	-224	llvm/test/CodeGen/AMDGPU/GlobalISel/extractelement-stack-lower.ll
+264	-268	llvm/test/CodeGen/X86/avx512-ext.ll
+266	-266	llvm/test/CodeGen/VE/Scalar/atomic_cmp_swap.ll
+265	-265	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-outline_atomics.ll
+266	-263	llvm/test/CodeGen/Thumb2/mve-vst4.ll
+244	-244	llvm/test/CodeGen/RISCV/rvv/fpclamptosat_vec.ll
+238	-237	llvm/test/CodeGen/RISCV/stack-store-check.ll
+236	-236	llvm/test/CodeGen/X86/setcc-wide-types.ll
+235	-236	llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-3.ll
+235	-235	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-outline_atomics.ll
+228	-227	llvm/test/CodeGen/AMDGPU/branch-folding-implicit-def-subreg.ll
+228	-227	llvm/test/CodeGen/X86/combine-sdiv.ll
+228	-224	llvm/test/CodeGen/X86/sshl_sat_vec.ll
+226	-226	llvm/test/CodeGen/X86/vector-trunc-packus.ll
+215	-217	llvm/test/CodeGen/X86/shrink_vmul.ll
+212	-212	llvm/test/CodeGen/Thumb2/mve-vecreduce-slp.ll
+209	-209	llvm/test/CodeGen/AMDGPU/promote-constOffset-to-imm.ll
+206	-211	llvm/test/CodeGen/X86/pr43820.ll
+208	-208	llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-2.ll
+207	-205	llvm/test/CodeGen/X86/xmulo.ll
+206	-206	llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll
+206	-206	llvm/test/CodeGen/AArch64/frem.ll
+206	-206	llvm/test/CodeGen/AArch64/fpow.ll
+206	-206	llvm/test/CodeGen/X86/sse2-intrinsics-fast-isel.ll
+200	-200	llvm/test/CodeGen/RISCV/fpclamptosat.ll
+199	-199	llvm/test/CodeGen/AMDGPU/GlobalISel/sdivrem.ll
+195	-195	llvm/test/CodeGen/X86/var-permute-512.ll
+196	-194	llvm/test/CodeGen/AMDGPU/scc-clobbered-sgpr-to-vmem-spill.ll
+193	-196	llvm/test/CodeGen/X86/x86-interleaved-access.ll
+192	-192	llvm/test/CodeGen/PowerPC/vec_conv_fp32_to_i16_elts.ll
+188	-194	llvm/test/CodeGen/X86/scheduler-backtracking.ll
+191	-188	llvm/test/CodeGen/Thumb2/mve-vld4.ll
+188	-188	llvm/test/CodeGen/Thumb2/mve-gather-ind8-unscaled.ll
+175	-194	llvm/test/CodeGen/Thumb2/mve-postinc-dct.ll
+187	-181	llvm/test/CodeGen/X86/shift-i128.ll
+185	-177	llvm/test/CodeGen/Thumb2/mve-postinc-lsr.ll
+178	-178	llvm/test/CodeGen/X86/vector-compare-results.ll
+176	-176	llvm/test/CodeGen/X86/vec-strict-cmp-128.ll
+174	-177	llvm/test/CodeGen/ARM/fptosi-sat-scalar.ll
+174	-172	llvm/test/CodeGen/AArch64/fsincos.ll
+172	-172	llvm/test/CodeGen/X86/popcnt.ll
+168	-168	llvm/test/CodeGen/AMDGPU/sdiv.ll
+168	-167	llvm/test/CodeGen/ARM/vselect_imax.ll
+172	-162	llvm/test/CodeGen/Thumb/arm_q15_to_q31.ll
+163	-170	llvm/test/CodeGen/X86/mul-i256.ll
+165	-165	llvm/test/CodeGen/Thumb2/mve-gather-ptrs.ll
+163	-167	llvm/test/CodeGen/X86/sdiv_fix_sat.ll
+166	-164	llvm/test/CodeGen/AMDGPU/load-constant-i32.ll
+162	-162	llvm/test/CodeGen/AArch64/fminmax.ll
+162	-162	llvm/test/CodeGen/AArch64/faddsub.ll
+162	-162	llvm/test/CodeGen/AArch64/fminimummaximum.ll
+158	-159	llvm/test/CodeGen/PowerPC/more-dq-form-prepare.ll
+157	-157	llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll
+156	-157	llvm/test/CodeGen/X86/pr46877.ll
+121	-185	llvm/test/CodeGen/X86/vector-reduce-fmin.ll
+121	-185	llvm/test/CodeGen/X86/vector-reduce-fmax.ll
+152	-150	llvm/test/CodeGen/X86/sadd_sat_vec.ll
+149	-149	llvm/test/CodeGen/X86/oddshuffles.ll
+144	-144	llvm/test/CodeGen/RISCV/push-pop-popret.ll
+142	-142	llvm/test/CodeGen/AMDGPU/srem64.ll
+142	-142	llvm/test/CodeGen/PowerPC/vec_conv_fp64_to_i8_elts.ll
+142	-142	llvm/test/CodeGen/X86/vector-lzcnt-128.ll
+142	-142	llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-4.ll
+140	-140	llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-2.ll
+141	-139	llvm/test/CodeGen/X86/umax.ll
+137	-137	llvm/test/CodeGen/X86/midpoint-int-vec-128.ll
+137	-137	llvm/test/CodeGen/AMDGPU/llvm.amdgcn.iglp.opt.ll
+133	-133	llvm/test/CodeGen/X86/haddsub-2.ll
+132	-132	llvm/test/CodeGen/PowerPC/vec_conv_fp64_to_i16_elts.ll
+127	-137	llvm/test/CodeGen/X86/smul_fix_sat.ll
+158	-104	llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
+131	-131	llvm/test/CodeGen/AMDGPU/sdiv64.ll
+129	-129	llvm/test/CodeGen/X86/vselect-minmax.ll
+124	-130	llvm/test/CodeGen/AArch64/ragreedy-local-interval-cost.ll
+122	-128	llvm/test/CodeGen/ARM/umulo-128-legalisation-lowering.ll
+124	-124	llvm/test/CodeGen/AMDGPU/calling-conventions.ll
+125	-123	llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-2.ll
+123	-123	llvm/test/CodeGen/AMDGPU/agpr-copy-no-free-registers.ll
+119	-125	llvm/test/CodeGen/ARM/fpclamptosat.ll
+121	-121	llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-permute-zip-uzp-trn.ll
+120	-120	llvm/test/CodeGen/Thumb2/mve-vecreduce-loops.ll
+119	-119	llvm/test/CodeGen/X86/memcmp-more-load-pairs-x32.ll
+118	-118	llvm/test/CodeGen/X86/horizontal-reduce-umin.ll
+118	-118	llvm/test/CodeGen/X86/pmul.ll
+117	-118	llvm/test/CodeGen/X86/machine-combiner-int-vec.ll
+104	-130	llvm/test/CodeGen/AMDGPU/preserve-wwm-copy-dst-reg.ll
+96	-137	llvm/test/CodeGen/Thumb2/mve-shuffle.ll
+115	-117	llvm/test/CodeGen/X86/wide-scalar-shift-by-byte-multiple-legalization.ll
+116	-112	llvm/test/CodeGen/Thumb2/mve-float32regloops.ll
+114	-114	llvm/test/CodeGen/Thumb2/mve-fpclamptosat_vec.ll
+112	-112	llvm/test/CodeGen/PowerPC/vec_conv_fp32_to_i8_elts.ll
+136	-88	llvm/test/CodeGen/RISCV/rvv/vector-interleave.ll
+110	-114	llvm/test/CodeGen/X86/ushl_sat_vec.ll
+111	-111	llvm/test/CodeGen/AMDGPU/udiv64.ll
+108	-108	llvm/test/CodeGen/AMDGPU/global_atomics_i64_system.ll
+108	-108	llvm/test/CodeGen/X86/extract-bits.ll
+106	-108	llvm/test/CodeGen/Hexagon/autohvx/fp-to-int.ll
+104	-108	llvm/test/CodeGen/RISCV/branch-relaxation.ll
+105	-105	llvm/test/CodeGen/RISCV/double-round-conv-sat.ll
+102	-108	llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-rem.ll
+105	-104	llvm/test/CodeGen/ARM/ParallelDSP/multi-use-loads.ll
+104	-103	llvm/test/CodeGen/PowerPC/all-atomics.ll
+103	-103	llvm/test/CodeGen/X86/psubus.ll
+104	-100	llvm/test/CodeGen/X86/vector-shuffle-variable-128.ll
+102	-102	llvm/test/CodeGen/X86/any_extend_vector_inreg_of_broadcast_from_memory.ll
+100	-100	llvm/test/CodeGen/X86/vec_ssubo.ll
+98	-98	llvm/test/CodeGen/Thumb2/mve-masked-load.ll
+98	-95	llvm/test/CodeGen/Thumb2/mve-laneinterleaving-cost.ll
+96	-96	llvm/test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll
+96	-96	llvm/test/CodeGen/RISCV/callee-saved-gprs.ll
+94	-94	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz-vp.ll
+93	-93	llvm/test/CodeGen/Thumb2/mve-laneinterleaving.ll
+92	-91	llvm/test/CodeGen/ARM/ParallelDSP/complex_dot_prod.ll
+91	-91	llvm/test/CodeGen/X86/fptoui-sat-scalar.ll
+92	-89	llvm/test/CodeGen/X86/optimize-max-0.ll
+90	-90	llvm/test/CodeGen/AMDGPU/half.ll
+90	-89	llvm/test/CodeGen/X86/vec_fp_to_int.ll
+89	-89	llvm/test/CodeGen/X86/vector-fshl-128.ll
+88	-88	llvm/test/CodeGen/Thumb2/mve-pred-loadstore.ll
+88	-88	llvm/test/CodeGen/Thumb2/mve-pred-bitcast.ll
+88	-88	llvm/test/CodeGen/PowerPC/p10-handle-split-promote-vec.ll
+88	-87	llvm/test/CodeGen/VE/Scalar/br_jt.ll
+87	-88	llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-2.ll
+87	-87	llvm/test/CodeGen/AMDGPU/frem.ll
+87	-87	llvm/test/CodeGen/AMDGPU/extract-subvector-16bit.ll
+86	-86	llvm/test/CodeGen/Thumb2/mve-vecreduce-add.ll
+85	-85	llvm/test/CodeGen/AMDGPU/GlobalISel/extractelement.i128.ll
+85	-85	llvm/test/CodeGen/PowerPC/ppc64-P9-vabsd.ll
+85	-85	llvm/test/CodeGen/X86/bfloat.ll
+82	-88	llvm/test/CodeGen/Thumb2/mve-complex-deinterleaving-mixed-cases.ll
+85	-84	llvm/test/CodeGen/X86/umin.ll
+85	-84	llvm/test/CodeGen/X86/smin.ll
+82	-82	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-explodevector.ll
+79	-82	llvm/test/CodeGen/X86/sse-regcall.ll
+79	-82	llvm/test/CodeGen/X86/avx512-regcall-NoMask.ll
+80	-80	llvm/test/CodeGen/X86/vector-shift-by-select-loop.ll
+80	-80	llvm/test/CodeGen/X86/vec_usubo.ll
+80	-79	llvm/test/CodeGen/X86/smax.ll
+79	-79	llvm/test/CodeGen/X86/vector-constrained-fp-intrinsics.ll
+79	-79	llvm/test/CodeGen/Thumb2/mve-memtp-loop.ll
+78	-78	llvm/test/CodeGen/RISCV/rvv/strided-vpload.ll
+78	-78	llvm/test/CodeGen/AMDGPU/atomic_optimizations_raw_buffer.ll
+78	-78	llvm/test/CodeGen/AMDGPU/atomic_optimizations_buffer.ll
+78	-78	llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-div.ll
+77	-79	llvm/test/CodeGen/Thumb2/mve-blockplacement.ll
+79	-76	llvm/test/CodeGen/X86/midpoint-int.ll
+76	-77	llvm/test/CodeGen/X86/bitreverse.ll
+76	-76	llvm/test/CodeGen/X86/vector-fshr-512.ll
+76	-76	llvm/test/CodeGen/Thumb2/mve-minmaxi.ll
+76	-76	llvm/test/CodeGen/AArch64/extbinopload.ll
+76	-76	llvm/test/CodeGen/X86/vec_uaddo.ll
+75	-75	llvm/test/CodeGen/AArch64/fptoui-sat-vector.ll
+74	-74	llvm/test/CodeGen/ARM/funnel-shift.ll
+73	-73	llvm/test/CodeGen/Thumb2/mve-masked-store.ll
+73	-73	llvm/test/CodeGen/X86/mul-constant-result.ll
+73	-73	llvm/test/CodeGen/X86/atomic-rm-bit-test.ll
+73	-73	llvm/test/CodeGen/X86/horizontal-reduce-smax.ll
+73	-73	llvm/test/CodeGen/X86/horizontal-reduce-umax.ll
+72	-72	llvm/test/CodeGen/X86/horizontal-reduce-smin.ll
+72	-72	llvm/test/CodeGen/X86/fptosi-sat-scalar.ll
+73	-70	llvm/test/CodeGen/X86/statepoint-vreg-unlimited-tied-opnds.ll
+73	-70	llvm/test/CodeGen/AMDGPU/insert-delay-alu-bug.ll
+71	-71	llvm/test/CodeGen/X86/recip-fastmath.ll
+71	-71	llvm/test/CodeGen/Thumb2/mve-float16regloops.ll
+70	-70	llvm/test/CodeGen/AMDGPU/rsq.f32.ll
+70	-70	llvm/test/CodeGen/RISCV/half-round-conv-sat.ll
+67	-72	llvm/test/CodeGen/X86/sse-regcall4.ll
+69	-69	llvm/test/CodeGen/Thumb2/mve-saturating-arith.ll
+68	-68	llvm/test/CodeGen/Hexagon/signext-inreg.ll
+67	-67	llvm/test/CodeGen/Thumb2/mve-vst2.ll
+44	-90	llvm/test/CodeGen/X86/hoist-and-by-const-from-lshr-in-eqcmp-zero.ll
+65	-68	llvm/test/CodeGen/Thumb2/umulo-128-legalisation-lowering.ll
+65	-65	llvm/test/CodeGen/ARM/fptoui-sat-scalar.ll
+66	-64	llvm/test/CodeGen/Thumb2/LowOverheadLoops/while-loops.ll
+64	-64	llvm/test/CodeGen/AMDGPU/idot8s.ll
+64	-64	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-vp.ll
+64	-64	llvm/test/CodeGen/X86/lsr-loop-exit-cond.ll
+63	-63	llvm/test/CodeGen/Thumb2/mve-vcvt.ll
+63	-63	llvm/test/CodeGen/AArch64/neon-extadd.ll
+62	-62	llvm/test/CodeGen/Thumb2/mve-vldst4.ll
+61	-63	llvm/test/CodeGen/X86/fptosi-sat-vector-128.ll
+61	-62	llvm/test/CodeGen/AMDGPU/fcanonicalize.f16.ll
+60	-60	llvm/test/CodeGen/X86/pmulh.ll
+60	-60	llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-to-int.ll
+60	-60	llvm/test/CodeGen/RISCV/half-convert.ll
+63	-56	llvm/test/CodeGen/X86/fold-tied-op.ll
+85	-34	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop-vp.ll
+59	-59	llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll
+59	-59	llvm/test/CodeGen/X86/vector-reduce-fmaximum.ll
+56	-61	llvm/test/CodeGen/X86/i128-mul.ll
+60	-57	llvm/test/CodeGen/Thumb2/mve-complex-deinterleaving-uniform-cases.ll
+58	-58	llvm/test/CodeGen/X86/madd.ll
+57	-57	llvm/test/CodeGen/X86/bitcast-vector-bool.ll
+57	-57	llvm/test/CodeGen/Thumb2/mve-scatter-ind8-unscaled.ll
+56	-56	llvm/test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll
+56	-56	llvm/test/CodeGen/Thumb2/active_lane_mask.ll
+55	-55	llvm/test/CodeGen/AArch64/active_lane_mask.ll
+55	-55	llvm/test/CodeGen/SystemZ/store_nonbytesized_vecs.ll
+55	-55	llvm/test/CodeGen/Thumb2/mve-pred-shuffle.ll
+55	-55	llvm/test/CodeGen/X86/vector-idiv-sdiv-128.ll
+54	-54	llvm/test/CodeGen/X86/select.ll
+54	-54	llvm/test/CodeGen/ARM/cttz.ll
+54	-54	llvm/test/CodeGen/SPARC/umulo-128-legalisation-lowering.ll
+54	-53	llvm/test/CodeGen/Thumb2/mve-gather-scatter-optimisation.ll
+54	-53	llvm/test/CodeGen/X86/bswap.ll
+52	-52	llvm/test/CodeGen/X86/fma.ll
+47	-56	llvm/test/CodeGen/RISCV/rvv/vfmadd-sdnode.ll
+51	-51	llvm/test/CodeGen/X86/pr44976.ll
+51	-51	llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement-stack-lower.ll
+50	-50	llvm/test/CodeGen/Thumb2/mve-vmovn.ll
+49	-51	llvm/test/CodeGen/X86/AMX/amx-greedy-ra-spill-shape.ll
+50	-50	llvm/test/CodeGen/AMDGPU/GlobalISel/atomic_optimizations_mul_one.ll
+49	-49	llvm/test/CodeGen/X86/vec-strict-fptoint-512.ll
+48	-48	llvm/test/CodeGen/AMDGPU/global_atomics_scan_fsub.ll
+48	-48	llvm/test/CodeGen/AMDGPU/global_atomics_scan_fadd.ll
+48	-48	llvm/test/CodeGen/AMDGPU/global_atomics_i32_system.ll
+48	-48	llvm/test/CodeGen/X86/vector-reduce-umax.ll
+48	-48	llvm/test/CodeGen/X86/is_fpclass-fp80.ll
+48	-48	llvm/test/CodeGen/Thumb2/LowOverheadLoops/mve-tail-data-types.ll
+48	-48	llvm/test/CodeGen/AMDGPU/udiv.ll
+46	-48	llvm/test/CodeGen/X86/mmx-fold-zero.ll
+47	-47	llvm/test/CodeGen/X86/umul_fix_sat.ll
+47	-47	llvm/test/CodeGen/RISCV/shifts.ll
+20	-73	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll
+44	-48	llvm/test/CodeGen/X86/legalize-shl-vec.ll
+46	-46	llvm/test/CodeGen/X86/midpoint-int-vec-256.ll
+46	-46	llvm/test/CodeGen/AArch64/fdiv.ll
+46	-46	llvm/test/CodeGen/AMDGPU/mul.ll
+44	-47	llvm/test/CodeGen/X86/sdiv_fix.ll
+44	-44	llvm/test/CodeGen/RISCV/urem-vector-lkk.ll
+44	-44	llvm/test/CodeGen/X86/vector-half-conversions.ll
+44	-44	llvm/test/CodeGen/AMDGPU/bswap.ll
+44	-44	llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp.ll
+44	-44	llvm/test/CodeGen/RISCV/srem-vector-lkk.ll
+43	-43	llvm/test/CodeGen/X86/vec_saddo.ll
+43	-43	llvm/test/CodeGen/X86/half.ll
+43	-43	llvm/test/CodeGen/X86/recip-fastmath2.ll
+43	-42	llvm/test/CodeGen/X86/ldexp.ll
+50	-35	llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-load.ll
+42	-42	llvm/test/CodeGen/Thumb2/mve-vqmovn.ll
+42	-42	llvm/test/CodeGen/RISCV/bfloat-select-fcmp.ll
+42	-42	llvm/test/CodeGen/X86/ssub_sat.ll
+42	-42	llvm/test/CodeGen/Thumb2/mve-gather-ind16-scaled.ll
+43	-41	llvm/test/CodeGen/X86/statepoint-regs.ll
+42	-42	llvm/test/CodeGen/RISCV/half-select-fcmp.ll
+42	-42	llvm/test/CodeGen/AArch64/fcvt_combine.ll
+41	-41	llvm/test/CodeGen/X86/pr57340.ll
+41	-40	llvm/test/CodeGen/X86/fptoui-sat-vector-128.ll
+40	-40	llvm/test/CodeGen/AArch64/bfis-in-loop.ll
+38	-42	llvm/test/CodeGen/X86/fpclamptosat_vec.ll
+40	-40	llvm/test/CodeGen/Thumb2/mve-vmaxv-vminv-scalar.ll
+40	-40	llvm/test/CodeGen/SystemZ/pr60413.ll
+40	-40	llvm/test/CodeGen/ARM/srem-seteq-illegal-types.ll
+36	-43	llvm/test/CodeGen/RISCV/rvv/rint-vp.ll
+41	-38	llvm/test/CodeGen/X86/pr38795.ll
+36	-43	llvm/test/CodeGen/RISCV/rvv/round-vp.ll
+36	-43	llvm/test/CodeGen/RISCV/rvv/roundeven-vp.ll
+36	-43	llvm/test/CodeGen/RISCV/rvv/roundtozero-vp.ll
+40	-38	llvm/test/CodeGen/X86/swifterror.ll
+38	-39	llvm/test/CodeGen/X86/fshr.ll
+38	-38	llvm/test/CodeGen/X86/vector-fshr-256.ll
+38	-38	llvm/test/CodeGen/X86/vector-idiv-sdiv-256.ll
+38	-38	llvm/test/CodeGen/X86/nontemporal.ll
+38	-38	llvm/test/CodeGen/AMDGPU/urem64.ll
+38	-38	llvm/test/CodeGen/X86/vector-idiv-sdiv-512.ll
+38	-38	llvm/test/CodeGen/X86/widen-load-of-small-alloca.ll
+38	-38	llvm/test/CodeGen/Thumb2/mve-vld2.ll
+39	-36	llvm/test/CodeGen/X86/shift-i256.ll
+34	-41	llvm/test/CodeGen/RISCV/regalloc-last-chance-recoloring-failure.ll
+37	-37	llvm/test/CodeGen/PowerPC/umulo-128-legalisation-lowering.ll
+36	-37	llvm/test/CodeGen/X86/mul128.ll
+36	-36	llvm/test/CodeGen/RISCV/fmax-fmin.ll
+36	-36	llvm/test/CodeGen/SPARC/atomics.ll
+36	-36	llvm/test/CodeGen/AArch64/ragreedy-csr.ll
+36	-36	llvm/test/CodeGen/X86/avxvnni-combine.ll
+30	-41	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-rint-vp.ll
+35	-36	llvm/test/CodeGen/X86/muloti.ll
+35	-35	llvm/test/CodeGen/RISCV/float-round-conv-sat.ll
+35	-35	llvm/test/CodeGen/X86/vector-mulfix-legalize.ll
+35	-35	llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll
+35	-35	llvm/test/CodeGen/X86/srem-vector-lkk.ll
+34	-36	llvm/test/CodeGen/X86/statepoint-live-in.ll
+35	-35	llvm/test/CodeGen/SPARC/smulo-128-legalisation-lowering.ll
+31	-38	llvm/test/CodeGen/RISCV/rvv/setcc-fp-vp.ll
+35	-34	llvm/test/CodeGen/X86/umul_fix.ll
+34	-34	llvm/test/CodeGen/X86/masked_store_trunc_usat.ll
+45	-23	llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll
+34	-34	llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-2.ll
+34	-34	llvm/test/CodeGen/X86/var-permute-128.ll
+34	-34	llvm/test/CodeGen/X86/ssub_sat_vec.ll
+45	-23	llvm/test/CodeGen/RISCV/rvv/vfmuladd-vp.ll
+33	-34	llvm/test/CodeGen/Thumb/umulo-128-legalisation-lowering.ll
+34	-33	llvm/test/CodeGen/X86/abs.ll
+16	-51	llvm/test/CodeGen/RISCV/rvv/nearbyint-vp.ll
+33	-33	llvm/test/CodeGen/AMDGPU/wqm.ll
+34	-32	llvm/test/CodeGen/X86/umulo-128-legalisation-lowering.ll
+32	-34	llvm/test/CodeGen/ARM/atomicrmw-uinc-udec-wrap.ll
+33	-33	llvm/test/CodeGen/VE/Scalar/atomic.ll
+33	-33	llvm/test/CodeGen/X86/srem-seteq-vec-nonsplat.ll
+33	-33	llvm/test/CodeGen/PowerPC/loop-instr-form-prepare.ll
+32	-32	llvm/test/CodeGen/X86/sext-vsetcc.ll
+32	-32	llvm/test/CodeGen/Thumb2/mve-vcreate.ll
+33	-31	llvm/test/CodeGen/X86/fshl.ll
+32	-32	llvm/test/CodeGen/Thumb2/mve-shufflemov.ll
+32	-32	llvm/test/CodeGen/Thumb2/mve-simple-arith.ll
+32	-32	llvm/test/CodeGen/AArch64/arm64-shrink-wrapping.ll
+26	-37	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-floor-vp.ll
+26	-37	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-round-vp.ll
+26	-37	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundtozero-vp.ll
+26	-37	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ceil-vp.ll
+26	-37	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundeven-vp.ll
+31	-31	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect-vp.ll
+31	-31	llvm/test/CodeGen/ARM/bf16-shuffle.ll
+31	-31	llvm/test/CodeGen/Thumb2/mve-scatter-ptrs.ll
+32	-29	llvm/test/CodeGen/Thumb2/mve-vabdus.ll
+31	-30	llvm/test/CodeGen/Thumb2/mve-postinc-distribute.ll
+30	-30	llvm/test/CodeGen/X86/vector-tzcnt-128.ll
+30	-30	llvm/test/CodeGen/X86/2009-03-23-MultiUseSched.ll
+29	-31	llvm/test/CodeGen/RISCV/rvv/vfptrunc-vp.ll
+30	-30	llvm/test/CodeGen/RISCV/bfloat-convert.ll
+29	-29	llvm/test/CodeGen/X86/vector-reduce-add-sext.ll
+29	-29	llvm/test/CodeGen/X86/pr62653.ll
+29	-29	llvm/test/CodeGen/X86/avx512fp16-mscatter.ll
+29	-29	llvm/test/CodeGen/X86/dag-update-nodetomatch.ll
+29	-29	llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-2.ll
+29	-29	llvm/test/CodeGen/Thumb2/LowOverheadLoops/reductions.ll
+8	-48	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-fp.ll
+28	-28	llvm/test/CodeGen/RISCV/mul.ll
+28	-28	llvm/test/CodeGen/Thumb2/mve-div-expand.ll
+28	-28	llvm/test/CodeGen/X86/vector-fshr-128.ll
+28	-28	llvm/test/CodeGen/AMDGPU/local-atomics-fp.ll
+28	-28	llvm/test/CodeGen/CSKY/br.ll
+28	-28	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int.ll
+29	-26	llvm/test/CodeGen/ARM/fptoi-sat-store.ll
+27	-27	llvm/test/CodeGen/AArch64/vector-fcopysign.ll
+27	-27	llvm/test/CodeGen/AArch64/complex-deinterleaving-uniform-cases.ll
+21	-32	llvm/test/CodeGen/RISCV/rvv/ceil-vp.ll
+21	-32	llvm/test/CodeGen/RISCV/rvv/floor-vp.ll
+26	-26	llvm/test/CodeGen/X86/srem-seteq-illegal-types.ll
+26	-26	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse-vp.ll
+26	-26	llvm/test/CodeGen/AArch64/sve-fixed-length-shuffles.ll
+26	-26	llvm/test/CodeGen/ARM/minnum-maxnum-intrinsics.ll
+26	-26	llvm/test/CodeGen/RISCV/rvv/bitreverse-vp.ll
+26	-26	llvm/test/CodeGen/X86/abds.ll
+26	-26	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap-vp.ll
+26	-26	llvm/test/CodeGen/Thumb2/mve-soft-float-abi.ll
+26	-26	llvm/test/CodeGen/RISCV/rvv/bswap-vp.ll
+25	-26	llvm/test/CodeGen/X86/sqrt-fastmath.ll
+25	-25	llvm/test/CodeGen/AMDGPU/mubuf-legalize-operands.ll
+25	-25	llvm/test/CodeGen/AMDGPU/mubuf-legalize-operands-non-ptr-intrinsics.ll
+25	-25	llvm/test/CodeGen/X86/vector-reduce-ctpop.ll
+25	-25	llvm/test/CodeGen/Thumb2/mve-laneinterleaving-reduct.ll
+25	-25	llvm/test/CodeGen/Thumb2/mve-pipelineloops.ll
+25	-25	llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll
+24	-24	llvm/test/CodeGen/X86/ssub_sat_plus.ll
+24	-24	llvm/test/CodeGen/AMDGPU/fsqrt.f32.ll
+24	-24	llvm/test/CodeGen/X86/vector-fshr-sub128.ll
+24	-24	llvm/test/CodeGen/X86/musttail-varargs.ll
+24	-24	llvm/test/CodeGen/CSKY/select.ll
+24	-24	llvm/test/CodeGen/RISCV/umulo-128-legalisation-lowering.ll
+24	-24	llvm/test/CodeGen/CSKY/cmp-i.ll
+22	-24	llvm/test/CodeGen/Thumb2/mve-vecreduce-mul.ll
+23	-23	llvm/test/CodeGen/X86/vector-shuffle-combining-sse41.ll
+23	-23	llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll
+23	-23	llvm/test/CodeGen/X86/kshift.ll
+23	-23	llvm/test/CodeGen/X86/fminimum-fmaximum.ll
+22	-22	llvm/test/CodeGen/X86/freeze-binary.ll
+22	-22	llvm/test/CodeGen/Thumb2/LowOverheadLoops/tail-pred-disabled-in-loloops.ll
+22	-22	llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll
+22	-22	llvm/test/CodeGen/X86/udiv_fix_sat.ll
+22	-22	llvm/test/CodeGen/SystemZ/int-uadd-02.ll
+22	-22	llvm/test/CodeGen/AMDGPU/sra.ll
+22	-22	llvm/test/CodeGen/Thumb2/mve-phireg.ll
+22	-22	llvm/test/CodeGen/AArch64/GlobalISel/swifterror.ll
+22	-22	llvm/test/CodeGen/Thumb2/LowOverheadLoops/varying-outer-2d-reduction.ll
+22	-22	llvm/test/CodeGen/SystemZ/int-uadd-01.ll
+20	-23	llvm/test/CodeGen/AArch64/llvm.exp10.ll
+21	-21	llvm/test/CodeGen/X86/gfni-rotates.ll
+24	-18	llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.intersect_ray.ll
+21	-21	llvm/test/CodeGen/X86/bmi-out-of-order.ll
+21	-21	llvm/test/CodeGen/X86/vector-shift-lshr-256.ll
+13	-29	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-nearbyint-vp.ll
+20	-20	llvm/test/CodeGen/Thumb2/mve-complex-deinterleaving-f64-add.ll
+20	-20	llvm/test/CodeGen/X86/vector-gep.ll
+20	-20	llvm/test/CodeGen/Thumb2/mve-vst4-post.ll
+20	-20	llvm/test/CodeGen/X86/dagcombine-cse.ll
+20	-20	llvm/test/CodeGen/AMDGPU/llvm.log.ll
+22	-18	llvm/test/CodeGen/X86/h-registers-1.ll
+20	-20	llvm/test/CodeGen/AMDGPU/llvm.log10.ll
+20	-20	llvm/test/CodeGen/X86/pr47857.ll
+20	-20	llvm/test/CodeGen/Thumb2/mve-ctpop.ll
+20	-19	llvm/test/CodeGen/X86/machine-cp.ll
+20	-19	llvm/test/CodeGen/AArch64/swifterror.ll
+19	-19	llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll
+19	-19	llvm/test/CodeGen/RISCV/rvv/shuffle-reverse.ll
+19	-19	llvm/test/CodeGen/Hexagon/autohvx/vmpy-parts.ll
+19	-19	llvm/test/CodeGen/Thumb2/mve-gather-scatter-tailpred.ll
+19	-19	llvm/test/CodeGen/Thumb2/mve-complex-deinterleaving-f16-mul.ll
+19	-19	llvm/test/CodeGen/X86/masked_gather_scatter.ll
+18	-18	llvm/test/CodeGen/RISCV/double-convert.ll
+18	-18	llvm/test/CodeGen/X86/vector-shift-shl-256.ll
+18	-18	llvm/test/CodeGen/RISCV/float-convert.ll
+18	-18	llvm/test/CodeGen/Thumb2/LowOverheadLoops/mve-float-loops.ll
+18	-18	llvm/test/CodeGen/X86/vector-idiv-v2i32.ll
+18	-18	llvm/test/CodeGen/AMDGPU/atomic_optimizations_global_pointer.ll
+18	-18	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-scatter.ll
+24	-12	llvm/test/CodeGen/RISCV/rvv/vtrunc-vp.ll
+18	-18	llvm/test/CodeGen/X86/widen-load-of-small-alloca-with-zero-upper-half.ll
+18	-18	llvm/test/CodeGen/X86/vector-fshl-sub128.ll
+18	-18	llvm/test/CodeGen/X86/pr44915.ll
+18	-18	llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll
+18	-18	llvm/test/CodeGen/X86/vector-lzcnt-512.ll
+18	-18	llvm/test/CodeGen/X86/avx512-gfni-intrinsics.ll
+18	-18	llvm/test/CodeGen/X86/vec-strict-cmp-sub128.ll
+18	-18	llvm/test/CodeGen/Thumb2/mve-gather-ind16-unscaled.ll
+20	-16	llvm/test/CodeGen/X86/lzcnt-cmp.ll
+18	-18	llvm/test/CodeGen/AArch64/sve-fixed-length-masked-scatter.ll
+15	-20	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomicrmw-v8_1a.ll
+15	-20	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomicrmw-v8_1a.ll
+32	-2	llvm/lib/CodeGen/SlotIndexes.cpp
+17	-17	llvm/test/CodeGen/PowerPC/licm-tocReg.ll
+17	-17	llvm/test/CodeGen/PowerPC/p10-spill-creq.ll
+17	-17	llvm/test/CodeGen/RISCV/rvv/splat-vector-split-i64-vl-sdnode.ll
+16	-16	llvm/test/CodeGen/AArch64/complex-deinterleaving-reductions-predicated-scalable.ll
+15	-17	llvm/test/CodeGen/PowerPC/sub-of-not.ll
+15	-17	llvm/test/CodeGen/PowerPC/inc-of-add.ll
+15	-17	llvm/test/CodeGen/Thumb2/LowOverheadLoops/inlineasm.ll
+16	-16	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomic-load-v8a.ll
+16	-16	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomic-load-outline_atomics.ll
+16	-16	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomic-load-rcpc.ll
+16	-16	llvm/test/CodeGen/AArch64/Atomics/aarch64_be-atomic-load-v8a.ll
+16	-16	llvm/test/CodeGen/X86/sad.ll
+16	-16	llvm/test/CodeGen/X86/sse-intel-ocl.ll
+16	-16	llvm/test/CodeGen/X86/combine-sbb.ll
+16	-16	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomic-load-outline_atomics.ll
+16	-16	llvm/test/CodeGen/X86/vector-interleave.ll
+16	-16	llvm/test/CodeGen/AArch64/Atomics/aarch64-atomic-load-rcpc.ll
+15	-16	llvm/test/CodeGen/X86/vec_int_to_fp.ll
+14	-17	llvm/test/CodeGen/Thumb2/mve-scatter-increment.ll
+13	-17	llvm/test/CodeGen/RISCV/rvv/vector-interleave-store.ll
+15	-15	llvm/test/CodeGen/X86/mmx-arith.ll
+10	-20	llvm/test/CodeGen/ARM/atomic-ops-v8.ll
+15	-15	llvm/test/CodeGen/X86/vector-idiv-udiv-128.ll
+15	-15	llvm/test/CodeGen/AMDGPU/select.f16.ll
+15	-15	llvm/test/CodeGen/AArch64/atomicrmw-xchg-fp.ll
+14	-15	llvm/test/CodeGen/X86/vector-rotate-128.ll
+15	-14	llvm/test/CodeGen/AMDGPU/si-unify-exit-return-unreachable.ll
+14	-15	llvm/test/CodeGen/X86/vector-fshl-rot-128.ll
+14	-14	llvm/test/CodeGen/X86/udiv_fix.ll
+14	-14	llvm/test/CodeGen/X86/x86-shrink-wrapping.ll
+14	-14	llvm/test/CodeGen/X86/vector-sext.ll
+14	-14	llvm/test/CodeGen/X86/vector-reduce-umin.ll
+14	-14	llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.div.fmas.ll
+14	-14	llvm/test/CodeGen/X86/avx512-select.ll
+14	-14	llvm/test/CodeGen/AMDGPU/insert_vector_dynelt.ll
+14	-14	llvm/test/CodeGen/X86/2007-10-12-SpillerUnfold1.ll
+14	-14	llvm/test/CodeGen/AMDGPU/machine-sink-temporal-divergence-swdev407790.ll
+14	-14	llvm/test/CodeGen/SystemZ/int-usub-02.ll
+14	-14	llvm/test/CodeGen/SystemZ/int-usub-01.ll
+13	-14	llvm/test/CodeGen/Thumb2/LowOverheadLoops/minloop.ll
+14	-13	llvm/test/CodeGen/X86/horizontal-sum.ll
+13	-13	llvm/test/CodeGen/ARM/neon-copy.ll
+13	-13	llvm/test/CodeGen/AMDGPU/llvm.exp2.ll
+13	-13	llvm/test/CodeGen/AMDGPU/llvm.log2.ll
+13	-13	llvm/test/CodeGen/X86/uadd_sat.ll
+13	-13	llvm/test/CodeGen/X86/hoist-and-by-const-from-shl-in-eqcmp-zero.ll
+13	-13	llvm/test/CodeGen/X86/AMX/amx-spill.ll
+13	-13	llvm/test/CodeGen/X86/usub_sat.ll
+12	-12	llvm/test/CodeGen/Thumb2/mve-vqshrn.ll
+12	-12	llvm/test/CodeGen/PowerPC/sat-add.ll
+13	-11	llvm/test/CodeGen/X86/sshl_sat.ll
+12	-12	llvm/test/CodeGen/PowerPC/sms-phi-3.ll
+11	-13	llvm/test/CodeGen/AArch64/arm64-atomic.ll
+12	-12	llvm/test/CodeGen/X86/statepoint-ra.ll
+12	-12	llvm/test/CodeGen/X86/sttni.ll
+12	-12	llvm/test/CodeGen/Thumb2/mve-vecreduce-mla.ll
+12	-12	llvm/test/CodeGen/AMDGPU/GlobalISel/ssubsat.ll
+12	-12	llvm/test/CodeGen/RISCV/overflow-intrinsics.ll
+13	-10	llvm/test/CodeGen/SystemZ/inline-asm-i128.ll
+11	-11	llvm/test/CodeGen/X86/x32-va_start.ll
+11	-11	llvm/test/CodeGen/X86/sadd_sat.ll
+11	-11	llvm/test/CodeGen/AArch64/atomicrmw-uinc-udec-wrap.ll
+11	-11	llvm/test/CodeGen/X86/pr32329.ll
+11	-11	llvm/test/CodeGen/X86/gather-addresses.ll
+11	-11	llvm/test/CodeGen/X86/sbb-false-dep.ll
+11	-11	llvm/test/CodeGen/AMDGPU/shl.ll
+11	-11	llvm/test/CodeGen/X86/rotate-extract.ll
+11	-11	llvm/test/CodeGen/AMDGPU/srl.ll
+11	-11	llvm/test/CodeGen/X86/i128-sdiv.ll
+11	-11	llvm/test/CodeGen/Thumb2/mve-vabd.ll
+11	-11	llvm/test/CodeGen/Thumb2/mve-pred-vselect.ll
+10	-11	llvm/test/CodeGen/AArch64/atomic-ops-msvc.ll
+12	-9	llvm/test/CodeGen/MSP430/selectcc.ll
+10	-10	llvm/test/CodeGen/X86/x86-cmov-converter.ll
+10	-10	llvm/test/CodeGen/AMDGPU/cttz_zero_undef.ll
+10	-10	llvm/test/CodeGen/PowerPC/urem-vector-lkk.ll
+10	-10	llvm/test/CodeGen/Thumb2/srem-seteq-illegal-types.ll
+10	-10	llvm/test/CodeGen/X86/masked_store.ll
+10	-10	llvm/test/CodeGen/AMDGPU/while-break.ll
+10	-10	llvm/test/CodeGen/X86/icmp-abs-C.ll
+10	-10	llvm/test/CodeGen/Thumb2/mve-scatter-ind16-scaled.ll
+10	-10	llvm/test/CodeGen/AArch64/arm64-atomic-128.ll
+10	-10	llvm/test/CodeGen/Thumb2/mve-complex-deinterleaving-f64-mul.ll
+10	-10	llvm/test/CodeGen/Thumb2/LowOverheadLoops/vector-arith-codegen.ll
+10	-10	llvm/test/CodeGen/X86/ushl_sat.ll
+10	-10	llvm/test/CodeGen/X86/overflow.ll
+10	-10	llvm/test/CodeGen/X86/fp-strict-scalar-fptoint.ll
+10	-10	llvm/test/CodeGen/X86/oddsubvector.ll
+9	-10	llvm/test/CodeGen/AMDGPU/move-to-valu-atomicrmw-system.ll
+9	-9	llvm/test/CodeGen/Mips/llvm-ir/lshr.ll
+9	-9	llvm/test/CodeGen/X86/load-combine.ll
+10	-8	llvm/test/CodeGen/X86/shift-and.ll
+9	-9	llvm/test/CodeGen/X86/copy-eflags.ll
+9	-9	llvm/test/CodeGen/X86/avx512vnni-combine.ll
+9	-9	llvm/test/CodeGen/Thumb2/mve-scatter-ind16-unscaled.ll
+9	-9	llvm/test/CodeGen/RISCV/rvv/vsetvli-insert.ll
+14	-4	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-interleave.ll
+14	-4	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-interleave.ll
+9	-9	llvm/test/CodeGen/PowerPC/loop-instr-prep-non-const-increasement.ll
+9	-9	llvm/test/CodeGen/Mips/llvm-ir/ashr.ll
+9	-9	llvm/test/CodeGen/AVR/hardware-mul.ll
+9	-9	llvm/test/CodeGen/ARM/vecreduce-fmin-legalization-soft-float.ll
+9	-9	llvm/test/CodeGen/ARM/vecreduce-fmax-legalization-soft-float.ll
+9	-9	llvm/test/CodeGen/ARM/select_const.ll
+9	-9	llvm/test/CodeGen/AMDGPU/swdev373493.ll
+9	-9	llvm/test/Transforms/CodeGenPrepare/AArch64/large-offset-gep.ll
+8	-8	llvm/test/CodeGen/ARM/swifterror.ll
+8	-8	llvm/test/CodeGen/X86/masked_store_trunc.ll
+8	-8	llvm/test/CodeGen/RISCV/rvv/vpmerge-sdnode.ll
+8	-8	llvm/test/CodeGen/X86/is_fpclass.ll
+7	-9	llvm/test/CodeGen/AArch64/arm64-instruction-mix-remarks.ll
+8	-8	llvm/test/CodeGen/AArch64/arm64-neon-mul-div.ll
+8	-8	llvm/test/CodeGen/X86/frem.ll
+8	-8	llvm/test/CodeGen/X86/shift-amount-mod.ll
+8	-8	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz-vp.ll
+8	-8	llvm/test/CodeGen/X86/fp-intrinsics-fma.ll
+8	-8	llvm/test/CodeGen/X86/expand-vp-cast-intrinsics.ll
+10	-6	llvm/test/CodeGen/RISCV/min-max.ll
+8	-8	llvm/test/CodeGen/AMDGPU/ctpop16.ll
+8	-8	llvm/test/CodeGen/RISCV/add-before-shl.ll
+8	-8	llvm/test/CodeGen/X86/split-vector-rem.ll
+8	-8	llvm/test/CodeGen/AMDGPU/fp_to_sint.ll
+8	-8	llvm/test/CodeGen/X86/GlobalISel/callingconv.ll
+8	-8	llvm/test/CodeGen/X86/legalize-shift-64.ll
+8	-8	llvm/test/CodeGen/PowerPC/no-ctr-loop-if-exit-in-nested-loop.ll
+8	-8	llvm/test/CodeGen/X86/64-bit-shift-by-32-minus-y.ll
+8	-8	llvm/test/CodeGen/Thumb2/mve-vmovlloop.ll
+8	-8	llvm/test/CodeGen/RISCV/rvv/fshr-fshl-vp.ll
+8	-8	llvm/test/CodeGen/ARM/addsubo-legalization.ll
+8	-7	llvm/test/CodeGen/Thumb/branch-to-return.ll
+7	-7	llvm/test/CodeGen/RISCV/early-clobber-tied-def-subreg-liveness.ll
+7	-7	llvm/test/CodeGen/Thumb/pr35836.ll
+7	-7	llvm/test/CodeGen/X86/pr32284.ll
+7	-7	llvm/test/CodeGen/Thumb2/mve-fmath.ll
+7	-7	llvm/test/CodeGen/AMDGPU/wave32.ll
+7	-7	llvm/test/CodeGen/AMDGPU/bug-sdag-emitcopyfromreg.ll
+7	-7	llvm/test/CodeGen/X86/speculative-load-hardening.ll
+7	-7	llvm/test/CodeGen/X86/bool-vector.ll
+7	-7	llvm/test/CodeGen/AArch64/sve-int-arith.ll
+7	-7	llvm/test/CodeGen/X86/vector-shuffle-combining-avx.ll
+7	-6	llvm/test/CodeGen/ARM/usub_sat.ll
+7	-6	llvm/test/CodeGen/ARM/usub_sat_plus.ll
+7	-6	llvm/test/CodeGen/ARM/big-endian-neon-fp16-bitconv.ll
+6	-6	llvm/test/CodeGen/RISCV/rvv/vreductions-int-vp.ll
+6	-6	llvm/test/CodeGen/ARM/machine-cse-cmp.ll
+6	-6	llvm/test/CodeGen/ARM/fadd-select-fneg-combine.ll
+6	-6	llvm/test/CodeGen/Thumb2/mve-gather-scatter-opt.ll
+6	-6	llvm/test/CodeGen/PowerPC/csr-split.ll
+6	-6	llvm/test/CodeGen/Hexagon/atomicrmw-uinc-udec-wrap.ll
+6	-6	llvm/test/CodeGen/Thumb2/LowOverheadLoops/fast-fp-loops.ll
+6	-6	llvm/test/CodeGen/RISCV/rvv/vfwnmsac-vp.ll
+6	-6	llvm/test/CodeGen/RISCV/rvv/vfwnmacc-vp.ll
+6	-6	llvm/test/CodeGen/X86/pr63475.ll
+6	-6	llvm/test/CodeGen/X86/rotate.ll
+6	-6	llvm/test/CodeGen/Thumb2/mve-vaddv.ll
+6	-6	llvm/test/CodeGen/Thumb2/mve-vld2-post.ll
+6	-6	llvm/test/CodeGen/X86/stack-clash-large.ll
+6	-6	llvm/test/CodeGen/X86/vp2intersect_multiple_pairs.ll
+6	-6	llvm/test/CodeGen/X86/funnel-shift.ll
+6	-6	llvm/test/CodeGen/X86/widen_cast-4.ll
+6	-6	llvm/test/CodeGen/X86/AMX/amx-intrinsic-chain.ll
+6	-6	llvm/test/CodeGen/X86/pr59258.ll
+5	-5	llvm/test/CodeGen/X86/subvector-broadcast.ll
+5	-5	llvm/test/CodeGen/X86/masked_expandload.ll
+5	-5	llvm/test/CodeGen/AArch64/faddp-half.ll
+5	-5	llvm/test/CodeGen/X86/jump_sign.ll
+5	-5	llvm/test/CodeGen/PowerPC/ldst-16-byte.mir
+5	-5	llvm/test/CodeGen/X86/known-bits.ll
+5	-5	llvm/test/CodeGen/X86/peep-test-3.ll
+5	-5	llvm/test/CodeGen/X86/fp-intrinsics.ll
+5	-5	llvm/test/CodeGen/X86/fp-strict-scalar-fptoint-fp16.ll
+5	-5	llvm/test/CodeGen/Thumb2/mve-vld4-post.ll
+4	-4	llvm/test/CodeGen/RISCV/rvv/vselect-fp.ll
+4	-4	llvm/test/CodeGen/AMDGPU/spill-vgpr.ll
+4	-4	llvm/test/CodeGen/RISCV/rvv/fmaximum-sdnode.ll
+4	-4	llvm/test/CodeGen/AArch64/vec-libcalls.ll
+4	-4	llvm/test/CodeGen/AArch64/pow.ll
+4	-4	llvm/test/CodeGen/RISCV/rvv/fminimum-sdnode.ll
+4	-4	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-shuffles.ll
+4	-4	llvm/test/CodeGen/Hexagon/autohvx/isel-truncate.ll
+3	-4	llvm/test/CodeGen/AArch64/atomic-ops.ll
+4	-2	llvm/test/CodeGen/AMDGPU/swdev380865.ll
+2	-2	llvm/test/CodeGen/RISCV/rvv/ctpop-vp.ll
+2	-2	llvm/test/CodeGen/AMDGPU/hsa-metadata-kernel-code-props-v3.ll
+2	-2	llvm/test/CodeGen/AMDGPU/mfma-no-register-aliasing.ll
+2	-2	llvm/test/CodeGen/AMDGPU/pr51516.mir
+2	-2	llvm/test/Transforms/LoopStrengthReduce/ARM/ivchain-ARM.ll
+2	-2	llvm/test/CodeGen/ARM/thumb2-size-opt.ll
+2	-2	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfma-vp.ll
+2	-2	llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmuladd-vp.ll
+1	-2	llvm/test/CodeGen/Hexagon/swp-conv3x3-nested.ll
+3	-0	llvm/test/CodeGen/ARM/ParallelDSP/unroll-n-jam-smlad.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-conv-03.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-conv-06.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-add-08.ll
+1	-1	llvm/test/CodeGen/AMDGPU/vcmp-saveexec-to-vcmpx.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-conv-07.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-conv-02.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-conv-01.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-sub-05.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-conv-08.ll
+1	-1	llvm/test/CodeGen/SystemZ/int-conv-04.ll
+1	-1	llvm/test/CodeGen/X86/misched-matmul.ll
+1	-0	llvm/test/CodeGen/Hexagon/reg-scavengebug-2.ll
+1	-0	llvm/test/CodeGen/Hexagon/swp-epilog-phi7.ll
+1	-0	llvm/test/CodeGen/Thumb2/pr52817.ll
+259,910	-268,046	736 files

Unified Split Raw