LLVM/project (313)x
LLVM
LLVM (313)
LLVM/project (313)
committer (35)
prabhukr (35)
Michael Kruse (29)
NAKAMURA Takumi (24)
Alexey Bataev (22)
Amir Ayupov (22)
Alex Richardson (20)
Wang Pengcheng (19)
GitHub (18)
Paul Kirth (17)
Daniil Avdeev (15)
mingmingl (12)
U-BERGUFFLEN\meinersbur (8)
Vitaly Buka (8)
agozillon (7)
Andrés Villegas (6)
Fangrui Song (6)
Florian Hahn (5)
Florian Mayer (5)
Craig Topper (4)
Koakuma (4)
Krzysztof Parzyszek (4)
Philip Reames (4)
Caroline Tice (3)
wanglei (3)
Lian Wang (2)
joaosaffran (2)
Aiden Grossman (1)
Jay Foad (1)
Nathan Lanza (1)
Paul Walker (1)
Peter Collingbourne (1)
Piyou Chen (1)
Sergey Kachkov (1)
jacquesguan (1)
yangzhaoxin (1)
author (52)
Michael Kruse (28)
Necip Fazil Yildiran (26)
NAKAMURA Takumi (24)
Alexey Bataev (22)
Amir Ayupov (22)
Paul Kirth (16)
Alex Richardson (15)
Daniil Avdeev (15)
Wang Pengcheng (15)
mingmingl (12)
U-BERGUFFLEN\meinersbur (9)
Vitaly Buka (9)
Andrew Gozillon (7)
Fangrui Song (7)
Philip Reames (7)
prabhukr (7)
Florian Hahn (6)
Florian Mayer (6)
Craig Topper (5)
Krzysztof Parzyszek (5)
Koakuma (4)
Andrés Villegas (3)
Caroline Tice (3)
Pengcheng Wang (3)
wanglei (3)
Alexander Richardson (2)
Jay Foad (2)
LLVM GN Syncbot (2)
Lian Wang (2)
Luke Lau (2)
Piyou Chen (2)
wangpc (2)
Aiden Grossman (1)
Corbin Robeck (1)
Hubert Tong (1)
Hui (1)
Michael Maitland (1)
Min-Yih Hsu (1)
Nathan Lanza (1)
Nikita Popov (1)
Paul Walker (1)
Peter Collingbourne (1)
Roland McGrath (1)
Sergey Kachkov (1)
Wu Yingcong (1)
dlav-sc (1)
erichkeane (1)
jacquesguan (1)
shawbyoung (1)
vporpo (1)
xur-llvm (1)
yangzhaoxin (1)
branches (100+)
main (24)
users/dlav-sc/riscv-cfi-epilog (15)
users/meinersbur/flang_runtime (8)
users/meinersbur/irbuilder-extract (7)
users/meinersbur/irbuilder-extract-refactor (7)
users/fmayer/spr/apply-alignment-size-in-linker-rather-than-ir (4)
users/Prabhuk/sprasmprintercallgraphsection-emit-call-graph-section-4 (3)
users/Prabhuk/sprcallgraphsection-add-call-graph-section-options-and-documentation (3)
users/Prabhuk/sprcallsiteinfocallgraphsection-extend-callsiteinfo-with-typeid (3)
users/Prabhuk/sprcallsiteinfocallgraphsection-extract-and-propagate-indirect-call-type-ids (3)
users/Prabhuk/sprclangcallgraphsection-add-type-id-metadata-to-indirect-call-and-targets (3)
users/Prabhuk/sprmain.asmprintercallgraphsection-emit-call-graph-section-4 (3)
users/Prabhuk/sprmain.callgraphsection-add-call-graph-section-options-and-documentation (3)
users/Prabhuk/sprmain.callsiteinfocallgraphsection-extend-callsiteinfo-with-typeid (3)
users/Prabhuk/sprmain.callsiteinfocallgraphsection-extract-and-propagate-indirect-call-type-ids (3)
users/Prabhuk/sprmain.clangcallgraphsection-add-type-id-metadata-to-indirect-call-and-targets (3)
users/alexey-bataev/spr/lvenable-max-safe-distance-in-predicated-datawithevl-vectorization-mode (3)
users/alexey-bataev/spr/slprepresent-slp-graph-as-a-tree (3)
users/cmtice/DIL-collaboration-work (3)
users/meinersbur/flang_runtime_split-headers (3)
users/meinersbur/flang_runtime_split-headers2 (3)
users/alexey-bataev/spr/slpimprove-minbitwidth-analysis (2)
users/alexey-bataev/spr/slpinitial-non-power-of-2-but-still-whole-register-for-remaining-nodes (2)
users/arichardson/spr/compiler-rt-allow-running-tests-without-installing-first (2)
users/arichardson/spr/compiler-rt-build-libfuzzer-sources-with-the-chosen-c-compiler (2)
users/arichardson/spr/compiler-rt-relax-check-line-in-reaches_functionc (2)
users/arichardson/spr/main.compiler-rt-build-libfuzzer-sources-with-the-chosen-c-compiler (2)
users/arichardson/spr/main.reapply-runtimes-allow-building-against-an-installed-llvm-tree (2)
users/arichardson/spr/reapply-runtimes-allow-building-against-an-installed-llvm-tree (2)
users/chapuni/mcdc/nest/expect (2)
users/fhahn/slp-store-vfs-in-vector (2)
users/fhahn/tysan-a-type-sanitizer-runtime-library (2)
users/fmayer/spr/mte-generalize-overalignment-size-of-mte-globals (2)
users/joaosaffran/123147 (2)
users/meinersbur/flang_runtime_move-files (2)
users/meinersbur/flang_runtime_remove-FLANG_INCLUDE_RUNTIME (2)
users/meinersbur/flang_runtime_shared (2)
users/minglotus-6/spr/icpass (2)
users/vitalybuka/spr/ubsan-remove-fsanitizervptr-from-fsanitizerundefined (2)
users/wangpc-pp/spr/riscv-dont-use-v0-directly-in-patterns (2)
users/wangpc-pp/spr/riscv-set-disablelatencyheuristic-to-true (2)
revert-127076-revert-125020-users/vitalybuka/spr/libclang-always-dup-in-createref (1)
users/MaskRay/spr/aarch64-implement-fno-plt-for-selectiondagglobalisel (1)
users/MaskRay/spr/driver-default-msmall-data-limit-to-0-and-clean-up-code (1)
users/MaskRay/spr/mcclangllvm-readobjyaml2obj-support-crel-relocation-format (1)
users/MaskRay/spr/mips-allow-expressions-in-some-immediate-operands (1)
users/MaskRay/spr/riscv-restore-dw_eh_pe_uleb128-call-site-encoding-for-gcc_except_table (1)
users/MaskRay/spr/sema-wpointer-bool-conversion-suppress-lambda-function-pointer-conversion-diagnostic-during-instantiation (1)
users/Prabhuk/sprbitcodeasm-parse-metadata-value-from-operand-bundles (1)
users/Prabhuk/sprclangcallgraphsection-add-call-graph-section-option-and-docs (1)
users/Prabhuk/sprclangcallgraphsection-add-type-id-metadata-to-indirect-call-and-targets-1 (1)
users/Prabhuk/sprmain.clangcallgraphsection-add-call-graph-section-option-and-docs (1)
users/Prabhuk/sprmain.clangcallgraphsection-add-type-id-metadata-to-indirect-call-and-targets-1 (1)
users/aaupov/spr/bolt-add-callsiteinfo-entries-in-yamlbat-1 (1)
users/aaupov/spr/bolt-emit-intra-function-control-flow-in-yamlbat (1)
users/aaupov/spr/bolt-fix-merge-fdata-for-memory-events (1)
users/aaupov/spr/bolt-output-yaml-profile-in-bat-mode (1)
users/aaupov/spr/bolt-set-entrydiscriminator-in-yaml-profile-for-indirect-calls (1)
users/aaupov/spr/bolt-support-possible_pic_fixed_branch (1)
users/aaupov/spr/bolt-write-and-parse-bfbb-hashes-in-bat (1)
users/aaupov/spr/boltnfc-define-getexprvalue-helper (1)
users/aaupov/spr/boltnfc-simplify-analyzeindirectbranch (1)
users/aaupov/spr/boltnfci-fix-return-type-of-bcgetsignedvalueataddress (1)
users/aaupov/spr/bolttest-add-callcont-fallthrutest (1)
users/aaupov/spr/boltwip-support-ret-converted-call-cont-fallthru-in-bat-mode (1)
users/aaupov/spr/main.bolt-add-callsiteinfo-entries-in-yamlbat-1 (1)
users/aaupov/spr/main.bolt-emit-intra-function-control-flow-in-yamlbat (1)
users/aaupov/spr/main.bolt-fix-merge-fdata-for-memory-events (1)
users/aaupov/spr/main.bolt-output-yaml-profile-in-bat-mode (1)
users/aaupov/spr/main.bolt-set-entrydiscriminator-in-yaml-profile-for-indirect-calls (1)
users/aaupov/spr/main.bolt-support-possible_pic_fixed_branch (1)
users/aaupov/spr/main.bolt-write-and-parse-bfbb-hashes-in-bat (1)
users/aaupov/spr/main.boltwip-support-ret-converted-call-cont-fallthru-in-bat-mode (1)
users/aaupov/spr/main.mc-use-stringrefs-from-pseudo_probe_desc-section-if-its-mapped (1)
users/agozillon/flangopenmp-derived-type-member-map-fortran-offload-runtime-tests (1)
users/agozillon/flangopenmpmlir-initial-derived-type-member-map-support (1)
users/agozillon/main.flangopenmpmlir-initial-derived-type-member-map-support (1)
users/agozillon/main.openmpmlir-add-new-arguments-to-map_info-to-help-support-record-type-maps (1)
users/agozillon/main.openmpmlir-extend-record-member-map-support-for-omp-dialect-to-llvm-ir (1)
users/agozillon/openmpmlir-add-new-arguments-to-map_info-to-help-support-record-type-maps (1)
users/agozillon/openmpmlir-extend-record-member-map-support-for-omp-dialect-to-llvm-ir (1)
users/alexey-bataev/spr/lvfiximprove-max-safe-distance-analysis (1)
users/alexey-bataev/spr/lvnfcpreselect-folding-style-before-choosing-maxing-vf-nfc (1)
users/alexey-bataev/spr/lvset-tailfolding-styles-before-computing-feasible-max-vf (1)
users/alexey-bataev/spr/riscvcodegenttiuse-processshufflemasks-for-cost-estimationsactual-per-register-shuffles (1)
users/alexey-bataev/spr/slp-match-poison-as-instruction-with-the-same-opcode (1)
users/alexey-bataev/spr/slpadd-cost-estimation-for-gather-node-reshuffling (1)
users/alexey-bataev/spr/slpadd-runtime-stride-support-for-strided-loads (1)
users/alexey-bataev/spr/slpcheck-if-masked-gather-can-be-emitted-as-a-serie-of-loadsinsert (1)
users/alexey-bataev/spr/slpimprove-vectorization-of-gathered-loads (1)
users/alexey-bataev/spr/slpimproved-reduction-costcodegen (1)
users/alexey-bataev/spr/slptry-to-vectorize-small-graph-with-extractelements-used-in (1)
users/alexey-bataev/spr/ttiriscvimprove-costs-for-fixed-vector-whole-reg-extractinsert (1)
users/arichardson/spr/datalayoutlangref-split-non-integral-and-unstable-pointer-properties (1)
users/arichardson/spr/main.compiler-rt-allow-running-tests-without-installing-first (1)
users/arichardson/spr/main.compiler-rt-allow-running-tests-without-installing-first-1 (1)
users/arichardson/spr/main.datalayoutlangref-split-non-integral-and-unstable-pointer-properties (1)
users/arichardson/spr/main.runtimes-allow-building-against-an-installed-llvm-tree (1)
users/arichardson/spr/runtimes-allow-building-against-an-installed-llvm-tree (1)
users/arichardson/spr/sanitizer_allocatorcpp-ensure-at-least-sizeofvoid-alignment (1)
Other (104)

Includex
Include
Exclude
Only

Newestx
Newest
Oldest
Most Relevant
Least Relevant
Most Changes
Fewest Changes

LLVM/project 552f6c9 — llvm/test/CodeGen/X86 vector-interleaved-store-i8-stride-7.ll vector-interleaved-store-i16-stride-6.ll, llvm/test/Instrumentation/MemorySanitizer/AArch64 arm64-ld1.ll

by Florian Mayer on ⎇
rebase

Created using spr 1.3.4
DeltaFile
+3,128-3,170llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-7.ll
+2,487-2,510llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-6.ll
+2,099-2,096llvm/test/MC/AMDGPU/gfx12_asm_sop2.s
+2,053-2,052llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_sop2.txt
+3,860-0llvm/test/Instrumentation/MemorySanitizer/AArch64/arm64-ld1.ll
+1,716-1,780llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-5.ll
+15,343-11,6084,566 files not shown
+159,258-104,3134,572 files

LLVM/project 85e290b — llvm/test/CodeGen/AMDGPU bf16.ll, llvm/test/CodeGen/NVPTX cmpxchg-sm90.ll cmpxchg-sm70.ll

by Michael Kruse on ⎇
Merge branch 'main' into users/meinersbur/flang_runtime_remove-FLANG_INCLUDE_RUNTIME
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,350-4,196llvm/test/CodeGen/AMDGPU/bf16.ll
+6,173-0llvm/test/Instrumentation/MemorySanitizer/AArch64/arm64-vmul.ll
+0-6,173llvm/test/Instrumentation/MemorySanitizer/AArch64/neon_vmul.ll
+5,680-0llvm/test/CodeGen/NVPTX/cmpxchg-sm90.ll
+5,680-0llvm/test/CodeGen/NVPTX/cmpxchg-sm70.ll
+90,478-10,3696,999 files not shown
+425,286-177,3787,005 files

LLVM/project 08a3c53 — llvm/test/CodeGen/RISCV/rvv vfma-vp.ll fixed-vectors-interleaved-access.ll

by Pengcheng Wang via GitHub on ⎇
[RegAlloc] Scale the spill weight by target factor (#113675)

Currently, the spill weight is only determined by isDef/isUse and
block frequency. However, for registers with different register
classes, the costs of spilling them are different.

For example, for `LMUL>1` registers (in which, several physical
registers compound a bigger logical register), the costs are larger
than `LMUL=1` case (in which, there is only one physical register).

To solve this problem, a new target hook `getSpillWeightScaleFactor`
is added. Targets can override the default factor (which is `1.0`)
according to the register class.

For RISC-V, the factors are set to the `RegClassWeight` which is
used to track register pressure. The values of `RegClassWeight`
happen to be the number of register units.

I believe all of the targets with compounded registers can benefit

    [4 lines not shown]
DeltaFile
+917-1,544llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll
+415-416llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access.ll
+328-376llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
+232-403llvm/test/CodeGen/RISCV/rvv/fminimum-vp.ll
+232-403llvm/test/CodeGen/RISCV/rvv/fmaximum-vp.ll
+174-414llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz-vp.ll
+2,298-3,55670 files not shown
+4,648-8,41476 files

LLVM/project 2ece26f — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll

by prabhukr on ⎇
Update OB name from `type` to `callee_type`.

Created using spr 1.3.6-beta.1
DeltaFile
+30,641-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+27,139-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v8p3.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v8i32.ll
+164,956-024,133 files not shown
+2,356,601-721,36324,139 files

LLVM/project 9c94049 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll

by prabhukr on ⎇
[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.6-beta.1

[skip ci]
DeltaFile
+30,641-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+27,139-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v8p3.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v8i32.ll
+164,956-024,129 files not shown
+2,356,435-721,19824,135 files

LLVM/project 05307cf — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll

by prabhukr on ⎇
Update LTO compilation CodeGen flag for call-graph-section.

Created using spr 1.3.6-beta.1
DeltaFile
+30,641-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+27,139-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v8f32.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v8p3.ll
+164,956-024,129 files not shown
+2,356,435-721,19824,135 files

LLVM/project de23806 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll

by Necip Fazil Yildiran via prabhukr on ⎇
[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.6-beta.1

[skip ci]
DeltaFile
+30,641-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+27,139-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v8i32.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v8p3.ll
+164,956-024,128 files not shown
+2,356,423-721,19324,134 files

LLVM/project 7dc7264 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by yangzhaoxin on ⎇
Merge branch 'main' into users/ylzsx/r-tls-noie
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+29,745-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+27,139-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v8f32.ll
+203,722-016,100 files not shown
+2,040,184-604,85516,106 files

LLVM/project 8c41ae6 — lldb/tools/lldb-dap lldb-dap.cpp, llvm/test/CodeGen/AMDGPU bf16.ll

by Michael Kruse on ⎇
Merge branch 'main' into users/meinersbur/flang_runtime_premerge
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,194-3,880llvm/test/CodeGen/AMDGPU/bf16.ll
+5,680-0llvm/test/CodeGen/NVPTX/cmpxchg-sm90.ll
+5,680-0llvm/test/CodeGen/NVPTX/cmpxchg-sm70.ll
+5,680-0llvm/test/CodeGen/NVPTX/cmpxchg-sm60.ll
+309-5,049lldb/tools/lldb-dap/lldb-dap.cpp
+90,138-8,9295,013 files not shown
+307,445-100,3025,019 files

LLVM/project a97bbe6 — lldb/tools/lldb-dap lldb-dap.cpp, llvm/test/CodeGen/AMDGPU bf16.ll

by Fangrui Song on ⎇
rebase

Created using spr 1.3.5-bogner
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,194-3,880llvm/test/CodeGen/AMDGPU/bf16.ll
+5,680-0llvm/test/CodeGen/NVPTX/cmpxchg-sm70.ll
+5,680-0llvm/test/CodeGen/NVPTX/cmpxchg-sm90.ll
+5,680-0llvm/test/CodeGen/NVPTX/cmpxchg-sm60.ll
+309-5,049lldb/tools/lldb-dap/lldb-dap.cpp
+90,138-8,9294,327 files not shown
+283,321-85,4414,333 files

LLVM/project 519ae24 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by NAKAMURA Takumi on ⎇
Merge branch 'users/chapuni/mcdc/nest/nest-base' into users/chapuni/mcdc/nest/trunk
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+102,453-36,85810,567 files not shown
+953,290-609,13410,573 files

LLVM/project 03c851a — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by NAKAMURA Takumi on ⎇
Merge branch 'users/chapuni/mcdc/nest/bitmapaddr' into users/chapuni/mcdc/nest/nest-base

Conflicts:
        clang/test/CoverageMapping/mcdc-single-cond.cpp
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
+102,453-36,85810,567 files not shown
+953,290-609,13410,573 files

LLVM/project d6cb61a — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by NAKAMURA Takumi on ⎇
Merge branch 'users/chapuni/mcdc/nest/tests' into users/chapuni/mcdc/nest/bitmapaddr
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
+102,453-36,85810,567 files not shown
+953,323-609,04210,573 files

LLVM/project 457cf4b — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by NAKAMURA Takumi on ⎇
Merge branch 'users/chapuni/mcdc/nest/tests' into users/chapuni/mcdc/nest/mcdcstate
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+102,453-36,85810,567 files not shown
+953,323-609,04210,573 files

LLVM/project aac9c6d — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by NAKAMURA Takumi on ⎇
Merge branch 'users/chapuni/mcdc/nest/tests' into users/chapuni/mcdc/nest/lnot
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+102,453-36,85810,566 files not shown
+953,289-609,12910,572 files

LLVM/project e57bdcc — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by NAKAMURA Takumi on ⎇
Merge branch 'users/chapuni/mcdc/nest/tests' into users/chapuni/mcdc/nest/expect
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+102,453-36,85810,566 files not shown
+953,289-609,12910,572 files

LLVM/project 9a175d0 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by NAKAMURA Takumi on ⎇
Merge branch 'main' into users/chapuni/mcdc/nest/tests
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
+102,453-36,85810,565 files not shown
+953,289-609,03210,571 files

LLVM/project 967dc03 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll, llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites long-spec-const-composite.ll

by mingmingl on ⎇
run 'git merge main'
DeltaFile
+65,595-0llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+102,453-36,8588,560 files not shown
+809,659-558,2578,566 files

LLVM/project f8b734f — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll

by Amir Ayupov on ⎇
fix order

Created using spr 1.3.4
DeltaFile
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
+43,825-43,8257,407 files not shown
+681,199-531,6487,413 files

LLVM/project 41056e8 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll

by Amir Ayupov on ⎇
[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.4

[skip ci]
DeltaFile
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+43,825-43,8257,401 files not shown
+681,165-531,6217,407 files

LLVM/project 0cfee98 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll

by Alexey Bataev on ⎇
Rebase

Created using spr 1.3.5
DeltaFile
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+43,825-43,8254,283 files not shown
+513,606-420,7004,289 files

LLVM/project af42b11 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll

by Vitaly Buka on ⎇
rebase

Created using spr 1.3.4
DeltaFile
+7,782-7,782llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+43,825-43,8254,198 files not shown
+510,585-434,2364,204 files

LLVM/project e45a72a — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll

by Florian Mayer on ⎇
refactor

Created using spr 1.3.4
DeltaFile
+30,641-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+27,139-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v8i32.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v8p3.ll
+164,956-015,561 files not shown
+1,914,489-576,76815,567 files

LLVM/project d3c8c7c — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2bf16.v8bf16.ll

by wanglei on ⎇
Address @DavidSpickett's comment

Created using spr 1.3.5-bogner
DeltaFile
+7,513-7,513llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+7,427-7,427llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+7,255-7,255llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
+6,967-6,967llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll
+43,556-43,5566,429 files not shown
+608,030-497,4296,435 files

LLVM/project d09e52b — llvm/test/CodeGen/AArch64 cmpbr-reg-imm-at-bounds.ll cmpbr-reg-reg.ll, llvm/test/CodeGen/RISCV fold-mem-offset.ll

by Alexey Bataev on ⎇
Address comment

Created using spr 1.3.5
DeltaFile
+1,328-0llvm/test/CodeGen/AArch64/cmpbr-reg-imm-at-bounds.ll
+660-653llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access.ll
+641-312llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-vp.ll
+733-0llvm/test/CodeGen/RISCV/fold-mem-offset.ll
+586-0llvm/test/CodeGen/AArch64/cmpbr-reg-reg.ll
+583-0llvm/test/CodeGen/AArch64/cmpbr-reg-imm.ll
+4,531-965514 files not shown
+16,939-6,001520 files

LLVM/project df96b56 — llvm/test/CodeGen/RISCV/rvv fixed-vectors-trunc-vp.ll vfma-vp.ll

by Luke Lau via GitHub on ⎇
[RISCV] Move VMV0 elimination past machine SSA opts (#126850)

This is the follow up to #125026 that keeps mask operands in virtual
register form for as long as possible throughout the backend.

The diffs in this patch are from MachineCSE/MachineSink/RISCVVLOptimizer
kicking in.

The invariant that the mask COPY never has a subreg no longer holds
after MachineCSE (it coalesces some copies), so it needed to be relaxed.
DeltaFile
+641-312llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-vp.ll
+90-100llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll
+62-76llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz-vp.ll
+52-57llvm/test/CodeGen/RISCV/rvv/vfptrunc-vp.ll
+52-44llvm/test/CodeGen/RISCV/rvv/vector-extract-last-active.ll
+47-36llvm/test/CodeGen/RISCV/rvv/vtrunc-vp.ll
+944-62530 files not shown
+1,229-96136 files

LLVM/project e157634 — libc/test/src/time strftime_test.cpp, llvm/test/CodeGen/RISCV atomic-rmw.ll

by Alexey Bataev on ⎇
Rebase, address comments, remove some extra graph-related code

Created using spr 1.3.5
DeltaFile
+2,440-2,400llvm/test/CodeGen/RISCV/atomic-rmw.ll
+2,056-2,666llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-8.ll
+1,891-2,097llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
+1,632-1,586llvm/test/CodeGen/RISCV/GlobalISel/wide-scalar-shift-by-byte-multiple-legalization.ll
+2,330-0libc/test/src/time/strftime_test.cpp
+861-804llvm/test/CodeGen/RISCV/rvv/expandload.ll
+11,210-9,5532,508 files not shown
+128,915-94,8982,514 files

LLVM/project ffab4ee — libc/test/src/time strftime_test.cpp, llvm/test/CodeGen/RISCV atomic-rmw.ll

by Vitaly Buka on ⎇
rebase

Created using spr 1.3.4
DeltaFile
+2,440-2,400llvm/test/CodeGen/RISCV/atomic-rmw.ll
+1,990-2,598llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-8.ll
+1,891-2,097llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
+1,632-1,586llvm/test/CodeGen/RISCV/GlobalISel/wide-scalar-shift-by-byte-multiple-legalization.ll
+2,330-0libc/test/src/time/strftime_test.cpp
+861-804llvm/test/CodeGen/RISCV/rvv/expandload.ll
+11,144-9,4852,423 files not shown
+127,695-92,7932,429 files

LLVM/project d9751a3 — llvm/test/CodeGen/AMDGPU shufflevector.v2i64.v8i64.ll shufflevector.v2f16.v8f16.ll

by NAKAMURA Takumi on ⎇
Merge branch 'main' into users/chapuni/yaml/newgen

Conflicts:
        llvm/test/tools/llvm-cov/Inputs/branch-logical-mixed.cpp
        llvm/test/tools/llvm-cov/Inputs/branch-macros.cpp
DeltaFile
+30,641-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
+27,655-0llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
+27,139-0llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v8p3.ll
+25,933-0llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v8f32.ll
+164,956-030,003 files not shown
+3,294,806-1,187,82230,009 files

LLVM/project 02ecc27 — libc/test/src/time strftime_test.cpp, llvm/test/CodeGen/RISCV atomic-rmw.ll atomic-signext.ll

by Michael Kruse on ⎇
Merge branch 'users/meinersbur/flang_runtime' into users/meinersbur/flang_runtime_shared
DeltaFile
+2,440-2,400llvm/test/CodeGen/RISCV/atomic-rmw.ll
+1,891-2,097llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
+1,632-1,586llvm/test/CodeGen/RISCV/GlobalISel/wide-scalar-shift-by-byte-multiple-legalization.ll
+2,330-0libc/test/src/time/strftime_test.cpp
+861-804llvm/test/CodeGen/RISCV/rvv/expandload.ll
+648-642llvm/test/CodeGen/RISCV/atomic-signext.ll
+9,802-7,5291,075 files not shown
+53,268-34,2601,081 files